參數(shù)資料
型號: C186EA20
廠商: Intel Corp.
元件分類: DC/DC變換器
英文描述: RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83%
中文描述: 16位高集成嵌入式處理器
文件頁數(shù): 12/50頁
文件大?。?/td> 709K
代理商: C186EA20
80C186EA/80C188EA, 80L186EA/80L188EA
Table 3. Pin Descriptions
(Continued)
Pin
Name
Pin
Type
Input
Type
Output
States
Description
A18:16
A19/S6–A16
(A19–A8)
O
H(Z)
R(Z)
P(X)
These pins provide multiplexed
Address
during the address
phase of the bus cycle. Address bits 16 through 19 are
presented on these pins and can be latched using ALE.
A18:16 are driven to a logic 0 during the data phase of the bus
cycle. On the 8-bit bus versions, A15–A8 provide valid address
information for the entire bus cycle. Also during the data
phase, S6 is driven to a logic 0 to indicate a CPU-initiated bus
cycle or logic 1 to indicate a DMA-initiated bus cycle or a
refresh cycle.
S2:0
O
H(Z)
R(Z)
P(1)
Bus cycle
Status
are encoded on these pins to provide bus
transaction information. S2:0 are encoded as follows:
S2
S1
S0
Bus Cycle Initiated
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Interrupt Acknowledge
Read I/O
Write I/O
Processor HALT
Queue Instruction Fetch
Read Memory
Write Memory
Passive (no bus activity)
ALE/QS0
O
H(0)
R(0)
P(0)
Address Latch Enable
output is used to strobe address
information into a transparent type latch during the address
phase of the bus cycle. In Queue Status Mode, QS0 provides
queue status information along with QS1.
BHE
(RFSH)
O
H(Z)
R(Z)
P(X)
Byte High Enable
output to indicate that the bus cycle in
progress is transferring data over the upper half of the data
bus. BHE and A0 have the following logical encoding:
A0
BHE
Encoding (For 80C186EA/80L186EA Only)
0
0
1
1
0
1
0
1
Word Transfer
Even Byte Transfer
Odd Byte Transfer
Refresh Operation
On the 80C188EA/80L188EA, RFSH is asserted low to
indicate a Refresh bus cycle.
RD/QSMD
O
H(Z)
R(WH)
P(1)
ReaD
output signals that the accessed memory or I/O device
must drive data information onto the data bus. Upon reset, this
pin has an alternate function. As QSMD, it enables
Queue
Status Mode
when grounded. In Queue Status Mode, the
ALE/QS0 and WR/QS1 pins provide the following information
about processor/instruction queue interaction:
QS1
QS0
Queue Operation
0
0
1
1
0
1
1
0
No Queue Operation
First Opcode Byte Fetched from the Queue
Subsequent Byte Fetched from the Queue
Empty the Queue
NOTE:
Pin names in parentheses apply to the 80C188EA and 80L188EA.
12
12
相關PDF資料
PDF描述
C1888CT Off-line Power Supply Controller
C2012X5R0J106 Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter
C2012X5R0J226 Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter
C2012X5R1C105M UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER
C2012X5R1A225M UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER
相關代理商/技術參數(shù)
參數(shù)描述
C1874 制造商:MICRO-ELECTRONICS 制造商全稱:Micro Electronics 功能描述:NPN SILICON TRANSISTOR
C187EVK01/NOPB 制造商:Texas Instruments 功能描述:LOW POWER 1.8V DUAL PIXEL FPD-LINK (LVDS - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:KIT EVAL FOR DS90C187 制造商:Texas Instruments 功能描述:Low Power 1.8V Dual Pixel FPD-Link (LVDS
C188 制造商:Datak Corporation 功能描述:Cable Assembly RS-232 1.828m 28AWG 9 POS D-Sub to 9 POS D-Sub M-M
C1883CA 制造商:n/a 功能描述:Power Semiconductor
C1883CB 制造商:n/a 功能描述:Power Semiconductor