- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > AD9974BBCZRL (Analog Devices Inc)IC CCDSP DUAL 14BIT 100-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9974BBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 42/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCDSP DUAL 14BIT 100-CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 55mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | AD9974BBCZRLDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9974
Rev. A | Page 47 of 52
Table 29. Update Control Registers
Address
Data Bit
Content
Default
Value
Update
Name
Description
0x60
[15:0]
1803
SCK
AFE_UPDT_SCK
Enable SCK update of AFE registers. Each bit corresponds to one
address location.
AFE_UPDT_SCK[0] = 1, update Address 0x00 on SL rising edge.
AFE_UPDT_SCK[1] = 1, update Address 0x01 on SL rising edge.
…
AFE_UPDT_SCK[15] = 1, update Address 0x0F on SL rising edge.
[27:16]
Unused
Set unused register = 0 if accessed.
0x61
[15:0]
E7FC
SCK
AFE_UPDT_VD
Enable VD update of AFE registers. Each bit corresponds to one
address location.
AFE_UPDT_VD[0] = 1, update Address 0x00 on VD rising edge.
AFE_UPDT_VD[1] = 1, update Address 0x01 on VD rising edge.
…
AFE_UPDT_VD[15] = 1, update Address 0x0F on VD rising edge.
[27:16]
Unused
Set unused register to 0 if accessed.
0x62
[15:0]
F8FD
SCK
MISC_UPDT_SCK
Enable SCK update of miscellaneous registers. Address 0x10 to
Address 0x1F.
[27:16]
Unused
Set unused register to 0 if accessed.
0x63
[15:0]
0702
SCK
MISC_UPDT_VD
Enable VD update of miscellaneous registers, Address 0x10 to
Address 0x1F.
[27:16]
Unused
Set unused register to 0 if accessed.
0x64
[15:0]
FFF9
SCK
VDHD_UPDT_SCK
Enable SCK update of VDHD Registers, Address 0x20 to Address 0x22.
[27:16]
Unused
Set unused register to 0 if accessed.
0x65
[15:0]
0006
SCK
VDHD_UPDT_VD
Enable VD update of VDHD registers, Address 0x20 to Address 0x22.
[27:16]
Unused
Set unused register to 0 if accessed.
0x66
[15:0]
FFFF
SCK
TGCORE_UPDT_SCK
Enable SCK update of timing core registers, Address 0x30 to
Address 0x37.
[27:16]
Unused
Set unused register to 0 if accessed.
0x67
[15:0]
0000
SCK
TGCORE_UPDT_VD
Enable VD update of timing core registers, Address 0x30 to
Address 0x37.
[27:16]
Unused
Set unused register to 0 if accessed.
0x68 to
0x72
[27:0]
SCK
Unused
Set unused register to 0 if accessed.
Table 30. HPAT Registers (HPAT Registers Always Start at Address 0x800)
Address
Data Bit
Content
Default
Value
Update
Name
Description
0x00
[12:0]
X
SCP
HBLKTOGO1
First HBLK Toggle Position for Odd Lines, or RA0H1REPA/B/C.
[25:13]
X
HBLKTOGO2
Second HBLK Toggle Position for Odd Lines, or RA1H1REPA/B/C.
[27:26]
X
Unused
Set unused bits to 0.
0x01
[12:0]
X
SCP
HBLKTOGO3
Third HBLK Toggle Position for Odd Lines, or RA2H1REPA/B/C.
[25:13]
X
HBLKTOGO4
Fourth HBLK Toggle Position for Odd Lines, or RA3H1REPA/B/C.
[27:26]
X
Unused
Set unused bits to 0.
0x02
[12:0]
X
SCP
HBLKTOGO5
Fifth HBLK Toggle Position for Odd Lines, or RA4H1REPA/B/C.
[25:13]
X
HBLKTOGO6
Sixth HBLK Toggle Position for Odd Lines, or RA5H1REPA/B/C.
[27:26]
X
Unused
Set unused bits to 0.
0x03
[12:0]
X
SCP
HBLKTOGE1
First HBLK Toggle Position for Even Lines, or RA0H2REPA/B/C.
[25:13]
X
HBLKTOGE2
Second HBLK Toggle Position for Even Lines, or RA1H2REPA/B/C.
[27:26]
X
Unused
Set unused bits to 0.
0x04
[12:0]
X
SCP
HBLKTOGE3
Third HBLK Toggle Position for Even Lines, or RA2H2REPA/B/C.
[25:13]
X
HBLKTOGE4
Fourth HBLK Toggle Position for Even Lines, or RA3H2REPA/B/C.
[27:26]
X
Unused
Set unused bits to 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9975 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。