參數(shù)資料
型號: AD9974BBCZRL
廠商: Analog Devices Inc
文件頁數(shù): 28/52頁
文件大?。?/td> 0K
描述: IC CCDSP DUAL 14BIT 100-CSPBGA
標準包裝: 1
類型: CCD 信號處理器,14 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 55mA
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 100-CSBGA(9x9)
包裝: 標準包裝
其它名稱: AD9974BBCZRLDKR
AD9974
Rev. A | Page 34 of 52
Example Register Settings for Power-Up
The following settings can be used for basic operation. A single CLPOB pulse is used with only H-pattern and one field. Additional
HPATS and FIELDS can be added, as needed, along with different CLPOB toggle positions.
010
0000001
//software reset
028
0000001
//total number of H-Pattern groups = 1
800
0064000
//HPAT0 HBLKTOGO1, TOGO2 settings
801
3ffffff
//unused HBLK odd toggles set to zero or max value
802
3ffffff
//unused HBLK odd toggles set to zero or max value
803
0064000
//HPAT0 HBLKTOGE1, TOGE2 settings
804
3ffffff
//unused HBLK Even toggles set to zero or max value
805
3ffffff
//unused HBLK Even toggles set to zero or max value
806
0000000
//HBLK StartA, B are not used
807
0000000
//HBLK StartC is not used
808
0000000
//HBLK alternation patterns are not used
809
0000000
//HBLKLEN, HBLKREP not used, HBLK masking pol = 0
80a
0000000
//HBLKSTART, end not used
80b
0000000
//test, set to zero
80c
00dc05a
//CLPOB pat 0 toggles
80d
3ffffff
//CLPOB pat 1 toggles not used, set to max
80e
3ffffff
//PBLK pat 0 toggles not used, set to max
80f
3ffffff
//PBLK pat 1 toggles not used, set to max
810
1000000
//FIELD0 SCP0, SCP1
811
1000800
//SCP2, SCP3 set same as SCP1
812
1000800
//SCP4, SCP5 set same as SCP1
813
1000800
//SCP6, SCP7 set same as SCP1
814
0000800
//SCP8 set same as SCP1
815
0000000
//select HPAT0 for all regions
816
0000000
//select HPAT0 for all regions
817
0000000
//test, set to zero
818
0000001
//CLPOB start polarity = HIGH
819
1000800
//CLPOB masking set to highest SCP value (no mask)
81a
1000800
//CLPOB masking set to highest SCP value (no mask)
81b
1000800
//CLPOB masking set to highest SCP value (no mask)
81c
0000001
//PBLK start polarity = HIGH
81d
1000800
//PBLK masking set to highest SCP value (no mask)
81e
0000000
//PBLK masking set to highest SCP value (no mask)
81f
0000000
//PBLK masking set to highest SCP value (no mask)
02a
0000001
//total number of fields = 1
02b
0000000
//field select = FIELD0
02c
0000000
//field select = FIELD0
000
0000008
//AFE settings
014
0000001
//reset TGCORE
011
0000001
//enable outputs
相關(guān)PDF資料
PDF描述
AD9979BCPZRL IC PROCESSOR CCD 14BIT 48-LFCSP
AD9980KSTZ-95 IC INTERFACE 8BIT ANALOG 80LQFP
AD9981KSTZ-95 IC INTERFACE 10BIT ANALOG 80LQFP
AD9983AKSTZ-170 IC DISPLAY 8BIT 170MSPS 80LQFP
AD9985KSTZ-140 IC INTERFACE 8BIT 140MSPS 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9975 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975BST 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel