Type1 Description D10 H3_B DO CCD Horizontal Clock" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD9974BBCZRL
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 2/52闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC CCDSP DUAL 14BIT 100-CSPBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
椤炲瀷锛� CCD 淇¤櫉铏曠悊鍣紝14 浣�
杓稿叆椤炲瀷锛� 閭忚集
杓稿嚭椤炲瀷锛� 閭忚集
鎺ュ彛锛� 3 绶氫覆鍙�
闆绘祦 - 闆绘簮锛� 55mA
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 100-LFBGA锛孋SPBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 100-CSBGA锛�9x9锛�
鍖呰锛� 妯�(bi膩o)婧�(zh菙n)鍖呰
鍏跺畠鍚嶇ū锛� AD9974BBCZRLDKR
AD9974
Rev. A | Page 10 of 52
Ball Location
Mnemonic
Type1
Description
D10
H3_B
DO
CCD Horizontal Clock 3 for Channel B.
D9
H4_B
DO
CCD Horizontal Clock 4 for Channel B.
B10
RG_B
DO
CCD Reset Gate Clock for Channel B.
J8
DRVSS_B
P
Digital Driver Ground for Channel B.
K9
DRVDD_B
P
Digital Driver Supply for Channel B: 1.8 V or 3.0 V.
E9
HVSS_B
P
H1_B to H4_B Driver Ground for Channel B.
E10
HVDD_B
P
H1_B to H4_B Driver Supply for Channel B: 3.0 V.
C9
RGVSS_B
P
RG_B Driver Ground for Channel B.
C10
RGVDD_B
P
RG_B Driver Supply for Channel B: 3.0 V.
B9
IOVDD_B
P
Digital I/O Supply: 1.8 V or 3.0 V (HD, VD, SL, SCK, SDATA) and LDO Input (3.0 V Only)
When LDO Is Used.
A10
LDO_OUT_B
P
1.8 V LDO Output from Channel B.
B7
AVSS_B
P
Analog Ground for Channel B.
A8
AVDD_B
P
Analog Supply for Channel B: 1.8 V.
F8
DVSS_B
P
Digital Ground for Channel B.
F7
DVDD_B
P
Digital Supply for Channel B: 1.8 V.
E8
VD_B
DI
Vertical Sync Pulse for Channel B.
E7
HD_B
DI
Horizontal Sync Pulse for Channel B.
A3
AVDD_A
P
Analog Supply for Channel A: 1.8 V.
G1
D0_A
DO
Data Outputs Channel A.
H1
D1_A
DO
Data Outputs Channel A.
J1
D2_A
DO
Data Outputs Channel A.
K1
D3_A
DO
Data Outputs Channel A.
G2
D4_A
DO
Data Outputs Channel A.
H2
D5_A
DO
Data Outputs Channel A.
K2
D6_A
DO
Data Outputs Channel A.
G3
D7_A
DO
Data Outputs Channel A.
H3
D8_A
DO
Data Outputs Channel A.
J3
D9_A
DO
Data Outputs Channel A.
K4
D10_A
DO
Data Outputs Channel A.
J4
D11_A
DO
Data Outputs Channel A.
H4
D12_A
DO
Data Outputs Channel A.
G4
D13_A
DO
Data Outputs Channel A.
B5, C5, D5, E5, F5, G5, H5,
J5, K5, B6, C6, D6, E6, F6,
G6, H6, J6, K6
GND
P
Ground Connection.
A9
CLI_B
DI
Master Clock Input for Channel B.
G7
D0_B
DO
Data Outputs Channel B.
H7
D1_B
DO
Data Outputs Channel B.
J7
D2_B
DO
Data Outputs Channel B.
K7
D3_B
DO
Data Outputs Channel B.
G8
D4_B
DO
Data Outputs Channel B.
H8
D5_B
DO
Data Outputs Channel B.
K8
D6_B
DO
Data Outputs Channel B.
G9
D7_B
DO
Data Outputs Channel B.
H9
D8_B
DO
Data Outputs Channel B.
J9
D9_B
DO
Data Outputs Channel B.
K10
D10_B
DO
Data Outputs Channel B.
J10
D11_B
DO
Data Outputs Channel B.
H10
D12_B
DO
Data Outputs Channel B.
G10
D13_B
DO
Data Outputs Channel B.
1 AI = analog input, AO = analog output, DI = digital input, DO = digital output, P = power.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD9979BCPZRL IC PROCESSOR CCD 14BIT 48-LFCSP
AD9980KSTZ-95 IC INTERFACE 8BIT ANALOG 80LQFP
AD9981KSTZ-95 IC INTERFACE 10BIT ANALOG 80LQFP
AD9983AKSTZ-170 IC DISPLAY 8BIT 170MSPS 80LQFP
AD9985KSTZ-140 IC INTERFACE 8BIT 140MSPS 80LQFP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD9975 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Broadband Modem Mixed-Signal Front End
AD9975ABST 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Broadband Modem Mixed-Signal Front End
AD9975BST 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Mixed Signal Front End 48-Pin LQFP 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳