- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > AD9974BBCZRL (Analog Devices Inc)IC CCDSP DUAL 14BIT 100-CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9974BBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCDSP DUAL 14BIT 100-CSPBGA |
| 標準包裝： | 1 |
| 類型： | CCD 信號處理器，14 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 55mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（9x9） |
| 包裝： | 標準包裝 |
| 其它名稱： | AD9974BBCZRLDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9974
Rev. A | Page 20 of 52
Individual HBLK Patterns
The HBLK programmable timing shown in Figure 25 is similar
to CLPOB and PBLK; however, there is no start polarity control.
Only the toggle positions designate the start and the stop positions
of the blanking period. Additionally, as shown in Figure 26, there
is a polarity control, HBLKMASK, for H1/H3 and H2/H4 that
designates the polarity of the horizontal clock signals during the
blanking period. Setting HBLKMASK_H1 low sets H1 = H3 =
low and HBLKMASK_H2 high sets H2 = H4 = high during the
blanking. As with the CLPOB and PBLK signals, HBLK registers
are available in each H-pattern group, allowing unique blanking
signals to be used with different vertical timing sequences.
The AD9974 supports three modes of HBLK operation. HBLK
Mode 0 supports basic operation and provides some support for
special HBLK patterns. HBLK Mode 1 supports pixel mixing
HBLK operation. HBLK Mode 2 supports advanced HBLK opera-
tion. The following sections describe each mode. Register
parameters are detailed in Table 12.
HBLK Mode 0 Operation
There are six toggle positions available for HBLK. Normally,
only two of the toggle positions are used to generate the standard
HBLK interval. However, the additional toggle positions can be
used to generate special HBLK patterns, as shown in Figure 27.
The pattern in this example uses all six toggle positions to generate
two extra groups of pulses during the HBLK interval. By changing
the toggle positions, different patterns are created.
Separate toggle positions are available for even and odd lines.
If alternation is not needed, load the same values into the registers
for even (HBLKTOGE) and odd (HBLKTOGO) lines.
HBLK
SPECIAL H-BLANK PATTERN IS CREATED USING MULTIPLE HBLK TOGGLE POSITIONS (HBLKALT = 0).
H1/H3
H2/H4
HBLKTOGE1
HBLKTOGE2
HBLKTOGE3
HBLKTOGE4
HBLKTOGE5
HBLKTOGE6
0
595
5-
0
27
Figure 27. Generating Special HBLK Patterns
Table 12. HBLK Pattern Registers
Register
Length (Bits)
Range
Description
HBLK_MODE
2
0 to 2 HBLK modes
Enables different HBLK toggle position operations.
0 = normal mode. Six toggle positions available for even and odd lines.
If even/odd alternation is not needed, set toggles for even/odd the same.
1 = pixel mixing mode. In addition to six toggle positions, the HBLKSTART,
HBLKEND, HBLKLEN, and HBLKREP registers can be used to generate HBLK
patterns. If even/odd alternation is not needed, set toggles for even/odd
the same.
2 = advanced HBLK mode. Divides HBLK interval into six different repeat
areas. Uses HBLKSTARTA/B/C and RA*H*REPA/B/C registers.
3 = test mode only. Do not access.
HBLKSTART
13
0 to 8191 pixel location
Start location for HBLK in HBLK Mode 1 and HBLK Mode 2.
HBLKEND
13
0 to 8191 pixel location
End location for HBLK in HBLK Mode 1 and HBLK Mode 2.
HBLKLEN
13
0 to 8191 pixels
HBLK length in HBLK Mode 1 and HBLK Mode 2.
HBLKREP
13
0 to 8191 repetitions
Number of HBLK repetitions in HBLK Mode 1 and HBLK Mode 2.
HBLKMASK_H1
1
High/low
Masking polarity for H1 and H3 during HBLK.
HBLKMASK_H2
1
High/low
Masking polarity for H2 and H4 during HBLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9975 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTEB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。