![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F0394GC-8EA-A_datasheet_99854/UPD78F0394GC-8EA-A_677.png)
User’s Manual U17473EJ2V0UD
675
APPENDIX C REVISION HISTORY
C.1 Major Revisions in This Edition
(1/5)
Page
Description
Classification
Addition of products
μPD78F0394 and 78F0396
(d)
Addition of P60 and P61 pins, port mode register 6 (PM6), and port register 6 (P6)
(b)
Throughout
Extending value range of capacitor (“0.47
μF: target” → “0.47 to 1 μF: recommended)
(b)
CHAPTER 1 OUTLINE
p. 18
Deletion of description concerning production process division management from 1.1 Features
(d)
p. 18
Change of 1.3 Ordering Information
(d)
p. 22
Addition of 1.5 Configuration
(d)
p. 24
Deletion of description concerning production process division management from 1.6 78K0/Kx2
Series Lineup
(d)
p. 25
Change of 1.7 Block Diagram
(d)
p. 27
Deletion of description concerning production process division management from 1.8 Outline of
Functions
(d)
CHAPTER 2 PIN FUNCTIONS
p. 39
Addition of Note 3 to Table 2-2 Pin I/O Circuit Types (1/2)
(c)
p. 40
Addition of Notes 2, 3, 4, and connection of RESET pin when not used to Table 2-2 Pin I/O
Circuit Types (2/2)
(c)
CHAPTER 3 CPU ARCHITECTURE
p. 43
Addition of Caution 2 to 3.1 Memory Space
(c)
p. 43
Change of and addition of Note1 to Table 3-1 Set Values of Internal Memory Size Switching
Register (IMS) and Internal Expansion RAM Size Switching Register (IXS)
(d)
p. 44
Change of numeric values in program area in Figures 3-1 Memory Map (
μPD78F0393)
(c)
p. 45
Addition of numeric values in program area in Figures 3-2 Memory Map (
μPD78F0394)
(d)
p. 46
Change of numeric values in program area in Figures 3-3 Memory Map (
μPD78F0395)
(c)
p. 47
Addition of numeric values in program area in Figures 3-4 Memory Map (
μPD78F0396)
(d)
pp. 48, 49
Change of numeric values in program area in Figures 3-5 Memory Map (
μPD78F0397) and 3-6
Memory Map (
μPD78F0397D)
(c)
p. 51
Modification of description in (3) Option byte area and (5) On-chip debug security ID setting
area (
μPD78F0397D only) in 3.1.1
(c)
p. 51
Modification of description in 3.1.2 Memory bank (
μPD78F0396, 78F0397, and 78F0397D only)
(c)
pp. 56, 57
Addition of Note to Figure 3-10 Correspondence Between Data Memory and Addressing
(
μPD78F0396) and Figure 3-11 Correspondence Between Data Memory and Addressing
(
μPD78F0397, 78F0397D)
(c)
p. 67
Addition of Note 3 to Table 3-7 Special Function Register List (4/4)
(c)
p. 68
Addition to description in 3.3 Instruction Address Addressing
(c)
p. 69
Addition to description in 3.3.2 Immediate addressing
(c)
p. 70
Addition to description in 3.3.3 Table indirect addressing
(c)
p. 73
Addition to description in 3.4.3 Direct addressing
(c)
Remark
“Classification” in the above table classifies revisions as follows.
(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
(d): Addition/change of package, part number, or management division, (e): Addition/change of related
documents
<R>