
CHAPTER 30 ELECTRICAL SPECIFICATIONS
User’s Manual U17473EJ2V0UD
643
AC Characteristics
(1) Basic operation
(TA =
40 to +85°C, 1.8 V ≤ VDD = LVDD ≤ 5.5 V, VSS = LVSS = AVSS = 0 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
4.0 V
≤ VDD ≤ 5.5 V
0.1
32
μs
2.7 V
≤ VDD < 4.0 V
0.2
32
μs
Main system clock (fXP)
operation
1.8 V
≤ VDD < 2.7 V 0.4Note 1
32
μs
Instruction cycle (minimum
instruction execution time)
TCY
Subsystem clock (fSUB) operation
114
122
125
μs
4.0 V
≤ VDD ≤ 5.5 V
1.0
Note 2
20.0
MHz
2.7 V
≤ VDD < 4.0 V
1.0
Note 2
10.0
MHz
External main system clock
frequency
fEXCLK
1.8 V
≤ VDD < 2.7 V
1.0
5.0
MHz
4.0 V
≤ VDD ≤ 5.5 V
24
500
ns
2.7 V
≤ VDD < 4.0 V
48
500
ns
External main system clock
input high-level width, low-level
width
tEXCLKH,
tEXCLKL
1.8 V
≤ VDD < 2.7 V
96
500
ns
External subsystem clock
frequency
fEXCLKS
32
32.768
35
kHz
External subsystem clock input
high-level width, low-level width
tEXCLKSH,
tEXCLKSL
12
ns
4.0 V
≤ VDD ≤ 5.5 V
2/fsam +
0.1
Note 4
μs
2.7 V
≤ VDD < 4.0 V
2/fsam +
0.2
Note 4
μs
TI000, TI010, TI001
Note 3,
TI011
Note 3 input high-level width,
low-level width
tTIH0,
tTIL0
1.8 V
≤ VDD < 2.7 V
2/fsam +
0.5
Note 4
μs
4.0 V
≤ VDD ≤ 5.5 V
10
MHz
2.7 V
≤ VDD < 4.0 V
10
MHz
TI50, TI51 input frequency
fTI5
1.8 V
≤ VDD < 2.7 V
5
MHz
4.0 V
≤ VDD ≤ 5.5 V
50
ns
2.7 V
≤ VDD < 4.0 V
50
ns
TI50, TI51 input high-level width,
low-level width
tTIH5,
tTIL5
1.8 V
≤ VDD < 2.7 V
100
ns
Interrupt input high-level width,
low-level width
tINTH,
tINTL
1
μs
Key return input low-level width
tKR
250
ns
RESET low-level width
tRSL
10
μs
Notes 1.
0.38
μs when operating with the 8 MHz internal oscillator.
2.
It is 2.0 MHz (MIN.) when programming on the board via UART6.
3.
μPD78F0394, 78F0395, 78F0396, 78F0397, and 78F0397D only.
4.
Selection of fsam = fPRS, fPRS/4, fPRS/256, or fPRS, fPRS/16, fPRS/64 is possible using bits 0 and 1 (PRM000,
PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when
selecting the TI000 or TI001 valid edge as the count clock, fsam = fPRS.
<R>