
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
User’s Manual U17473EJ2V0UD
211
Figure 7-46. Example of Register Settings for PPG Output Operation
(a) 16-bit timer mode control register 0n (TMC0n)
00001100
TMC0n3 TMC0n2 TMC0n1
OVF0n
Clears and starts on match
between TM0n and CR00n.
(b) Capture/compare control register 0n (CRC0n)
00000000
CRC0n2 CRC0n1 CRC0n0
CR00n used as
compare register
CR01n used as
compare register
(c) 16-bit timer output control register 0n (TOC0n)
0
1
0/1
LVR0n
LVS0n
TOC0n4
OSPE0n
OSPT0n
TOC0n1
TOE0n
Enables TO0n output
11: Inverts TO0n output on
match between TM0n
and CR00n/CR01n.
00: Disables one-shot pulse
output
Specifies initial value of
TO0n output F/F
0/1
1
(d) Prescaler mode register 0n (PRM0n)
00
0
3
2
PRM0n1
PRM0n0
ES1n1
ES1n0
ES0n1
ES0n0
Selects count clock
0
0/1
(e) 16-bit timer counter 0n (TM0n)
By reading TM0n, the count value can be read.
(f)
16-bit capture/compare register 00n (CR00n)
An interrupt signal (INTTM00n) is generated when the value of this register matches the count value of TM0n.
The count value of TM0n is not cleared.
(g) 16-bit capture/compare register 01n (CR01n)
An interrupt signal (INTTM01n) is generated when the value of this register matches the count value of TM0n.
The count value of TM0n is not cleared.
Caution
Set values to CR00n and CR01n such that the condition 0000H
≤ CR01n < CR00n ≤ FFFFH is
satisfied.
Remark
n = 0:
μPD78F0393
n = 0, 1:
μPD78F0394, 78F0395, 78F0396, 78F0397, 78F0397D