- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98201 > TDA8754HL/27/C1 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | TDA8754HL/27/C1 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-026, SOT486-1, LQFP-144 |
| 文件頁數(shù)： | 25/57頁 |
| 文件大?。?/td> | 259K |
| 代理商： | TDA8754HL/27/C1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
TDA8754_7
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 07 — 3 May 2007
31 of 57
NXP Semiconductors
TDA8754
Triple 8-bit video ADC up to 270 Msample/s
9.11 Coast register
Remark: When POSTCOAST[4:0] = PRECOAST[2:0] = 0, then the coast pulse equals
the VSYNC input.
9.12 Horizontal sync selection register
Table 41.
COAST - coast register (address 12h) bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
PRE
COAST2
PRE
COAST1
PRE
COAST0
POST
COAST4
POST
COAST3
POST
COAST2
POST
COAST1
POST
COAST0
Reset
00000000
Access
WWWWWWWW
Table 42.
COAST - coast register (address 12h) bit description
Bit
Symbol
Description
7 to 5 PRECOAST[2:0]
programs the length (in numbers of pixel clocks) of the coast pulse before the edge of the
vertical sync signal
4 to 0 POSTCOAST[4:0] programs the length (in numbers of pixel clocks) of the coast pulse after the edge of the vertical
sync signal
Table 43.
HSYNCSEL - horizontal sync selection register (address 13h) bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
----
TESTCNT
BYSEPA
HSSEL
HSS
Reset
XXXX
0100
Access
WWWWWWWW
Table 44.
HSYNCSEL - horizontal sync selection register (address 13h) bit description
Bit
Symbol
Description
7 to 4
-
not used
3
TESTCNT
this bit is used to test the pixel counter
0 = normal mode
1 = test mode
2
BYSEPA
enables the sync separator for the PLL reference to be bypassed
0 = Hsync from the separator
1 = bypass of the sync separator
1
HSSEL
enables either the HSYNC or CHSYNC input signal to be selected
0 = HSYNC input
1 = CHSYNC input
0
HSS
enables either the HSYNC or CHSYNC input signal to be inverted
0 = non-inverted
1 = inverted
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8754HL/14/C1 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| TDA8754EL/11/C1 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PBGA208 |
| TDA8754EL/27/C1 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PBGA208 |
| TDA8754HL/11/C1 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| TDA8754EL/25 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PBGA208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8755 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit video low-power analog-to-digital interface |
| TDA8755T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YUV 8-bit video low-power analog-to-digital interface |
| TDA8755TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Signal Processor |
| TDA8757 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 8-bit ADC 170 Msps |
| TDA8757HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triple 8-bit ADC 170 Msps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。