- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384961 > TCM4400EGGM (Texas Instruments, Inc.) GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | TCM4400EGGM |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT |
| 中文描述： | 的GSM / DCS的基帶和語音的A / D和D / A射頻接口電路 |
| 文件頁數(shù)： | 23/64頁 |
| 文件大小： | 888K |
| 代理商： | TCM4400EGGM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
23
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
DSP serial port timing considerations
Figure 4 shows the timing diagram for DSP serial port operation.
Six pins are used for the serial port interface; see Figure 14. The terminal BCLKR is an I/O port for the serial
clock used to control the reception of the data BDR. At reset BCLKR is configured as an output and the clock
frequency is set to MCLK/3 (4.333 MHz with MCLK = 13 MHz); the clock signal is running permanently. The port
BCLKR can be reconfigured as an input by programming an internal register. In this case BCLKR is provided
by the DSP and can run in burst mode to reduce power consumption. The receive frame synchronization (BFSR)
identifies the beginning of a data packet transfer on port BDR.
The transmitted serial data (BDX) is the serial data input; the transmit frame synchronization (BFSX) is used
to initiate the transmission of data. The transmit clock (BCLKX) is provided by the GSM baseband and voice
A/D and D/A converters with a frequency of MCLK. The downlink data bus (BFSX, BCLKX, BDX) can be driven
to VSS or placed in high-impedance when no data is to be transferred to the DSP. The bit BCLKDIR of the
register BCTLREG controls the direction of the BCLKR clock.
Similar to the voice serial interface, an extra clock cycle must be generated, since the last 16-bit word received
on the DSP serial interface is latched on the next two falling BCLKR edges, following the least significant bit
(LSB). As for the voice serial interface, one extra clock period is generated on the BCLKX before the first
synchronization BFSX of downlink data sequence.
BCLKX
tsu12
th13
tsu13
th14
BFSX
BDX
A15
A14
A13
A12
A3
A2
A1
A0
MSB
LSB
a. Burst-Mode Serial-Port Transmit Operation
tsu14
th14
tsu15
th15
BDR
A15
A14
A13
A12
A3
A2
A1
A0
MSB
LSB
b. Burst-Mode Serial-Port Receive Operation
B15
B14
B13
BCLKR
BFSR
Figure 4. DSP Serial Port Timings
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCM4400ETQFP | GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT |
| tcm5003d | 1/4 Inch 330k Pixel Color Image Sensor(1/4英寸330k像素彩色圖象傳感器) |
| TCM5089 | TONE ENCODER |
| TCM5092 | TONE ENCOER |
| TCM5094 | TONE ENCOER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCM4400EPET | 制造商:Rochester Electronics LLC 功能描述:GSM CELL PHONE INTERFACE CHIP (VEGA) - Tape and Reel |
| TCM4400EPN | 制造商:Rochester Electronics LLC 功能描述:GSM CELL PHONE INTERFACE CHIP (VEGA-E) - Bulk |
| TCM4400EPNR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TCM4400ETQFP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT |
| TCM46T | 制造商:MINICIR 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。