![](http://datasheet.mmic.net.cn/370000/T7633_datasheet_16735409/T7633_31.png)
Advance Data Sheet
May 1998
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
21
Lucent Technologies Inc.
Pin Information
(continued)
Table 1. Pin Descriptions
(continued)
* I
U
indicates an internal pull-up.
After RESET is deasserted, the channel is in the default framing mode, as a function of the DS1/CEPT pin.
Pin
Symbol
Type
*
Description
C1
C2
10
28
RRING_RND
I
Receive Bipolar Ring.
Negative bipolar input data from the receive
analog line isolation transformer.
Receive Negative Rail Data.
Valid when the FRAMER pin is
strapped to 0 V. Nonreturn-to-zero (NRZ) serial data latched by the
rising edge of RLCK. Data rates: DS1-1.544 Mbits/s; CEPT-
2.048 Mbits/s. In the single-rail mode, when RND = 1 the receive
bipolar violation counter increments once for each rising edge of
RLCK.
Receive Bipolar Tip.
Positive bipolar input data from the receive
analog line isolation transformer.
Receive Positive Rail Data.
Valid when the FRAMER pin is
strapped to 0 V. NRZ serial data latched by the rising edge of RLCK.
Data rates: DS1-1.544 Mbits/s; CEPT-2.048 Mbits/s. Optional single-
rail NRZ receive data latched by the rising edge of RLCK.
Analog 3.3 V Power Supply.
3.3 V
±
5%.
Transmit Line Driver Ground Reference.
Transmit Bipolar Ring.
Negative bipolar output data to the transmit
analog isolation transformer.
Transmit Line Driver 3.3 V Power Supply.
3.3 V
±
5%.
Transmit Bipolar Tip.
Positive bipolar output data to the transmit
analog isolation transformer.
3.3 V Power Supply.
3.3 V
±
5%.
11
27
RTIP_RPD
I
13
25
V
DDA
GRNDX
TRING
P
P
O
14, 18
15
20, 24
23
16
17
22
21
V
DD
X
TTIP
P
O
37, 72,
108, 144
143
V
DD
P
39
LOPLLCK
O
Loss of PLLCK Clock.
This pin is asserted high when the PLLCK
clock does not toggle for a 250
μ
s interval. This pin is deasserted
250
μ
s after PLLCK clock restarts toggling.
DS1/CEPT.
Strap to V
DD
to enable defaults for DS1 operation. Strap
to V
SS
to enable defaults for CEPT operation.
Framer Mode.
Strap to V
DD
to enable integrated LIU and framer
operation. Strap to V
SS
to bypass the LIU section; the receive framer
is sourced directly from the RPD, RND, and RLCK pins while the
TPD, TND, and TLCK pins are driven by the transmit framer.
3-State (Active-Low).
Asserting this pin low forces the channel
outputs into a high-impedance state. Asserting both 3-state pins low
forces all outputs into a high-impedance state.
Reset (Active-Low).
Asserting this pin low resets the channel.
Asserting both RESET pins low resets the entire device including
the global registers.
Transmit Line Interface Positive-Rail Data.
This signal is the
transmit framer positive NRZ output data. Data changes on the
rising edge of TLCK. In the single-rail mode, TPD = transmit framer
data.
142
40
DS1/CEPT
I
u
141
41
FRAMER
I
u
140
42
3-STATE
I
u
139
43
RESET
I
u
138
44
TPD
O