
Advance Data Sheet
T7633 Dual T1/E1 3.3 V Short-Haul Terminator
May 1998
126
Lucent Technologies Inc.
Concentration Highway Interface (CHI)
(continued)
CHI Parameters
The CHI parameters that define the receive and transmit paths are given in Table 57.
Table 57. Summary of the T7633’s Concentration Highway Interface Parameters
Name
HWYEN
Description
Highway Enable (FRM_PR45 bit 7).
A 1 in this bit enables the transmit and receive
concentration highway interfaces. This allows the framer to be fully configured before
transmission to the highway. A 0 forces the idle code as defined in register
FRM_PR22, to be transmitted to the line in all payload time slots while TCHIDATA is
forced to a high-impedance state for all CHI transmitted time slots.
Concentration Highway Master Mode (PRM_PR45 bit 4).
The default mode
CHIMM = 0 enables an external system frame synchronization signal (TCHIFS) to
drive the transmit CHI. A 1 enables the transmit CHI to generate a system frame syn-
chronization signal from the receive line clock. The transmit CHI system frame syn-
chronization signal is generated on the TCHIFS output pin. Applications using the
receive line clock as the reference clock signal of the system are recommended to
enable this mode and use the TCHIFS signal generated by the framer. The receive
CHI path is
not
affected by this mode.
CHI Double Time-Slot Mode (FRM_PR65 bit 1 and FRM_PR66 bit 1).
CHIDTS
defines the 4.096 Mbits/s and 8.192 Mbits/s CHI modes. CHIDTS = 0 enables the 32
contiguous time-slot mode. This is the default mode. CHIDTS = 1 enables the double
time-slot mode in which the transmit CHI drives TCHIDATA for one time slot and then
3-states for the subsequent time slot, and the receive CHI latches data from RCHI-
DATA for one time slot and then ignores the following time slot and so on. CHIDTS = 1
allows two CHIs to interleave frames on a common bus.
Transmit Frame Edge (FRM_PR46 bit 3)
. TFE = 0 (or 1), TCHIFS is sampled on the
falling (or rising) edge of TCHICK. In CHIMM (CHI master mode), the TCHIFS pin
outputs a transmit frame strobe to provide synchronization for TCHIDATA. When
TFE = 1 (or 0), TCHIFS is centered around rising (or falling) edge of TCHICK. In this
mode, TCHIFS can be used for receive data on RCHIDATA. The timing for TCHIFS in
CHIMM = 1 mode is identical to the timing for TCHIFS in CHIMM = 0 mode.
Receive Frame Edge (FRM_PR46 bit 7)
. RFE = 0 (or 1), RCHIFS is sampled on the
falling (or rising) edge of RCHICK.
CHI Data Rate (FRM_PR45 bit 2 and bit 3)
. Two-bit control for selecting the CHI data
rate. The default state (00) enables the 2.048 Mbits/s.
CDRS Bit:
2 3
CHI Data Rate
0 0
2.048 Mbits/s
0 1
4.096 Mbits/s
1 0
8.192 Mbits/s
1 1
Reserved
Clock Select Mode (FRM_PR45 bit 1)
. When CMS = 0, the concentration highway
clocks (TCHICK and RCHCK) and data (RCHIDATA, RCHIDATAB, TCHIDATA, or
TCHIDATAB) have the same rate. When CMS = 1, the concentration highway clocks
are twice the rate of CHI data.
Transmitter Clock Edge (FRM_PR47 bit 6)
. TCE = 0 (or 1), TCHIDATA is clocked on
the falling (or rising) edge of TCHICK.
Receiver Clock Edge (FRM_PR48 bit 6)
. RCE = 0 (or 1), RCHIDATA is latched on
the falling (or rising) edge of RCHICK.
CHIMM
CHIDTS
TFE
RFE
CDRS0—CDRS1
CMS
TCE
RCE