參數(shù)資料
型號: STLC1510
廠商: 意法半導(dǎo)體
英文描述: NorthenLite G.lite DMT Transceiver
中文描述: NorthenLite G.lite大唐收發(fā)器
文件頁數(shù): 33/40頁
文件大?。?/td> 426K
代理商: STLC1510
33/40
STLC1510
Figure 20. Network Serial Interface Tx Timing
In the Rx direction, the most significant bit of a data
byte is transmitted to the network first, with the least
significant bit transmitted last. The serial data stream
is sampled by the network on the rising edge of Rx-
Clk. Samples at the gapped positions are ignored.
Figure 21. illustrates the Rx timing diagram of these-
rial interface. Ignored samples are indicated by ’X’ in
the timing diagram.
8.2 UTOPIA Level 2 Interface
The Utopia Level 2 Interface is an 8-bit interface, op-
erating independently in the TX and RX directions.
The Utopia Level 2 Interface is briefly illustrated in
Figure 22.
General features:
I
Implemented according to The ATM Forum
Technical Committee’s Utopia Level 2
specification. Utopia Level 2 is an extension of
Utopia Level 1 which provides for connecting
multiple MPHY layer devices to a single ATM
layer. Once a given MPHY layer device has
been selected for data transfer according tothe
mechanisms specified in Utopia Level 2, the
transfer itself is performed according to the
mechanisms specified in Utopia Level 1.
I
8-bit data transfer in each direction (TX and
RX), with a maximum clock speed of
approximately 21 MHz.
I
Clocks are provided by the ATM layer through
the TxClk and RxClk ports. (ATM layer is the
master, PHY layer is the slave)
I
There are 5 address lines for each ofthe TX and
RX interfaces. Up to 31 addresses are
supported, with the 32ndaddress (11111) being
a reserved, idle address. Single PHY operation
is supported by leaving the address lines set to
the address of the PHY device.
I
For more information, please see the ATM
TxClk
UTxData[0]
B (1)
B(0)
B(7)
B(6)
B(5)
B(4)
Figure 21. Network Serial Interface Rx Timing
RxClk
URxData[0]
B(1)
B(0)
B(7)
B(6)
B(5)
X
X
X
Figure 22. The NIF Utopia Level 2 Interface
STLC1510
(MPHY
Layer)
TxClk
RxClk
UTxData[7:0]
URxData[7:0]
N etwork
(ATM
Layer)
TxEnb
TxSOC
TxParity
RxAddr[4:0]
RxClav
TxClav
TxBP
RxEnb
TxAddr[4:0]
RxSOC
RxParity
相關(guān)PDF資料
PDF描述
STLC2411 BLUETOOTH BASEBAND
STLC2416 BLUETOOTH BASEBAND WITH INTEGRATED FLASH
STLC60243 DUAL CHANNEL ADSL LINE DRIVER
STLC7545 Enhanced V.34 BIS Analog Front-End(單片模擬前端)
STLC7549 Stereo Audio/MODEM/Telephony Codec(立體聲音頻/調(diào)制解調(diào)器/電話編解碼器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC1511 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit
STLC1512 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit
STLC1PD 制造商:STMicroelectronics 功能描述:LED DRIVE MODULE IC - Rail/Tube
STLC2150 功能描述:射頻收發(fā)器 Bluetooth Radio Rcvr RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
STLC2410 功能描述:電信集成電路 Bluetooth Baseband RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray