- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382560 > STLC1510 (意法半導(dǎo)體) NorthenLite G.lite DMT Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | STLC1510 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | NorthenLite G.lite DMT Transceiver |
| 中文描述： | NorthenLite G.lite大唐收發(fā)器 |
| 文件頁(yè)數(shù)： | 21/40頁(yè) |
| 文件大小： | 426K |
| 代理商： | STLC1510 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
21/40
STLC1510
5.10Timing Generation Block (TGB)
The timing and reset generation block generates the
device’s global clock and synchronization
It uses the input clock signal (35.328 or 17.664 MHz)
to derive the main internal clock signals, as well as all
synchronization pulses required to coordinate timing
between the sub-blocks. It also synchronizes the ex-
ternal RESETN with the internal ASIC clock.
The PLL input source, and PLL bypass signals are de-
coded from the PMode[1:0] pins. The CMode[1:0] pins
are configuredto always providean 8.8 MHz inputto the
PLL when the PLL is not in bypass mode. Thus a divide
by 2 or 4 will be selected to divide down the 17 or 35
MHz input clock references to 8.8 MHz. When the PLL
is to be bypassed, it is powered down, and the input ref-
erence is used to bypass the PLL output.
The CK35M signals are generated by dividing down
the internal ASIC clock. A 3 bit memory mapped reg-
ister is used to adjust the reset phase of the divide by
6 generator. This gives software control of the phase
of the CK35M signal which interfaces to the AFE de-
vice. There is also a programmable ”one shot” mode
which is used to reset the phase of the CK35M in the
event the interface cannot synchronously meet the
timing requirements.
The NIFTX_CLK and NIFRX_CLK are generated
when the NIF is in clock and data mode, i.e. not uto-
pia mode.
signals.
5.10.1RESET Structure
The RESET structure for the STLC1510 has the fol-
lowing requirements/attributes:
I
Requires off-chip power supervisor to supply
10ms power-on reset (may also require push
button reset for test) and 5ms TRSTN (TAP
reset).
I
Reset initialization will begin when RESETN is
de-asserted by the off-chip power supervisor.
After 2 rising edges of 4.4MHz clock,
ASIC_RESETn is de-asserted and the
STLC1510 (minus the BPUandD950cores) will
come out of reset. The ARM7 will follow its boot
procedure which at some point, will download
program code to the BPU and D950 cores then
release them individually from reset.
5.11Test Access Port Functional Description
The IEEE 1149.1 compliant Test Access Port (TAP)
serves three purposes:
I
TAP interface for both ASIC and board level
testing
I
RAMBIST interface for testing the embedded
memories during ASIC level test.
I
General Purpose I/O port for general and
miscellaneous control and monitoring.
In addition to these functions, there are two sets of
mode pins,
PMODE[1:0
], and
CMODE[1:0]
which
are used to put the STLC1510 into various modes.
The definition of these modes are given below, where
the shaded rows indicate special modes not to be
used in normal operations.
Table 5. Power Mode Pin Definition
PMODE[1:0]
Mode State
Description
00
Power Down Mode 0
Nothing is powered down.
01
Power Down Mode 1
ARM7 is powered down.
10
Power Down Mode 2
D950 is powered down.
11
Power Down Mode 3
BPU processor is powered down
Table 6. Clock Mode Pin Definition
CMODE[1:0]
Mode State
Description
00
Div2
Master clock is REFCLK divided by 2 and then multiplied by 24. The
input REFCLK should be 17.664 MHz
01
Normal
Master clock is REFCLK divided by 4 and then multiplied by 24. The
input REFCLK should be 35.328 MHz
1X
Bypass
Master clock is REFCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC2411 | BLUETOOTH BASEBAND |
| STLC2416 | BLUETOOTH BASEBAND WITH INTEGRATED FLASH |
| STLC60243 | DUAL CHANNEL ADSL LINE DRIVER |
| STLC7545 | Enhanced V.34 BIS Analog Front-End(單片模擬前端) |
| STLC7549 | Stereo Audio/MODEM/Telephony Codec(立體聲音頻/調(diào)制解調(diào)器/電話編解碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC1511 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1PD | 制造商:STMicroelectronics 功能描述:LED DRIVE MODULE IC - Rail/Tube |
| STLC2150 | 功能描述:射頻收發(fā)器 Bluetooth Radio Rcvr RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| STLC2410 | 功能描述:電信集成電路 Bluetooth Baseband RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。