參數(shù)資料
型號: SPAK302FC25C
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù): 86/128頁
文件大?。?/td> 641K
代理商: SPAK302FC25C
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-21
— Guarantees minimum inter-frame gap (IFG) of 9.6
sec between CarrierSense
deasserted and next frame transmitted.
— Provides 8 byte PA + SFD
— Appends 32 bit JAM sequence (all 1’s) and start backoff timer upon collision
— Appends 32 bit CRC (if TC = 1) or bad CRC if aborting frame
— Defers to CarrierSense for 6
sec, then ignores CarrierSense for 3.6 sec during
InterFrameGap
— Collision Retry occurs under the 802.3 truncated binary exponential backoff
algorithm
— Detects a babbling transmission and generates BABT interrupt
— Aborts Frame transmission if Transmit FIFO underflow, ETHER_EN deassertion
during frame transmission, Collision Retry Limit exceeded, Late Collision or
Collision and DRTY = 1
Provides Transmit Frame Status
— Generates the DEF, HB, LC, RL, RC, UN and CSL status fields written into the end
of frame transmit buffer descriptor which provide status on the transmission of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard. These fields are valid after the heartbeat window following the
successful transmission of a frame or if the collision retry limit (16 attempts) is
exceeded. A “XmitStatusReady” signal is asserted to the transmit buffer descriptor
control logic when this status is available
All logic in the Ethernet Transmit block runs synchronously with the Ethernet TCLK provided
by an external Ethernet physical layer component(s).
NOTE
Deasserting ETHER_EN during frame transmission is NOT
recommended as ETHER_EN is used as a reset signal in the
Ethernet controller logic. The recommended procedure is to
assert the GTS bit to gracefully halt transmission. Once the GRA
interrupt is received indicating that transmission has completed,
then deassert ETHER_EN.
4.5.2 ETHERNET RECEIVE
The receive block consists of the following submodules:
Serial to Parallel Conversion
Receive Protocol Control
— Controls data path by stripping PA, SFD, and dribble bits
— Detects runt frames, and signals REJECT to the receive FIFO
— Detects giant frames, generates the BABR interrupt and discards the rest of frame
— Provides count to determine frame length (in bytes)
— Provides for interframe recovery if a minimum receive interframe gap of
approximately 2.4
sec is provided.
相關PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關代理商/技術參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT