- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > SPAK302FC25C (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPAK302FC25C |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132 |
| 文件頁(yè)數(shù)： | 66/128頁(yè) |
| 文件大?。?/td> | 641K |
| 代理商： | SPAK302FC25C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-3
Bits in the registers are R/W unless noted otherwise. Unimplemented bits will return 0 on
reads. If reserved memory locations are accessed, DTACK is not returned.
4.1.1 ETHERNET CONTROL REGISTER (ECNTRL)
The ECNTRL register controls MC68EN302 Ethernet controller operation. All implemented
bits in this register are R/W. This register is $0000 following system reset.
15–3 Reserved. Should be written to zero by the host processor. These bits are always
read as zero.
GTS—Graceful Transmit Stop.
0 = No change in Ethernet controller operation
1 = The Ethernet controller will stop transmission after all frames that are currently
being transmitted have completed. See GRA in 4.1.5 Interrupt Event Register
(INTR_EVENT).
ETHER_EN—Ethernet Enable.
0 = Reception is immediately stopped and transmission ends following the appending
of a bad CRC to any frame currently being transmitted. Buffer descriptor(s)
corresponding to an aborted transmit frame are not updated following ETHER_EN
deassertion. In this situation, the DMA, buffer descriptor and FIFO control logic is
reset along with the buffer descriptor and FIFO pointers.
1 = The Ethernet controller is enabled and reception and transmission of frames may
occur.
RESET—Ethernet Controller Reset.
0 = A reset is performed locally within the Ethernet controller. ETHER_EN is cleared
and all other Ethernet controller registers take their reset values. During Ethernet
controller reset, the Buffer Descriptor Table and the CAM Entry Table can not be
read or written. Any transmission/reception currently in progress is abruptly
aborted.
1 = The MC68EN302 Ethernet controller operates normally
4.1.2 ETHERNET DMA CONFIGURATION STATUS REGISTER (EDMA)
The EDMA register allows user control of the DMA unit and may be written only when the
ETHER_EN bit in the ECNTRL register is cleared. This register is cleared by a hardware
reset.
BDERR 6–0—Buffer descriptor error number.
15
14
13
12
11
10
98765432
1
0
0000000000000
GTS
ETHER_EN
RESET
15
14
13
12
11
10
9
8
7
6
5
43210
BDERR<6:0>
0
BDSIZE<1:0>
TSRLY
WMRK<1:0>
BLIM<2:0>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68EN360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68360FE25 | 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAK56854FG120 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56857BU120 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor |
| SPAK56F803BU80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56F805FV80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKDSP303AG100 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。