參數(shù)資料
型號： SPAK302FC25C
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù)： 13/128頁
文件大小： 641K
代理商： SPAK302FC25C
xii
MC68EN302 USER’S MANUAL
MOTOROLA
LIST OF FIGURES
Figure
Title
Page
Number
Figure 1-1.
MC68EN302 Block Diagram ................................................................... 1-2
Figure 2-1.
Top Level Bus Structure.......................................................................... 2-1
Figure 2-2.
8-bit External to 16-bit Internal Read ...................................................... 2-8
Figure 2-3.
16-bit Internal to 8-bit External Write....................................................... 2-8
Figure 2-4.
Word Read with 3-Clock 8-Bit Accesses................................................. 2-9
Figure 2-5.
Word Write with 3-Clock 8-Bit Accesses................................................. 2-9
Figure 2-6.
Fast Cycle Word Read with –1 Wait State ............................................ 2-10
Figure 2-7.
Fast Cycle Word Write with -1 Wait State ............................................. 2-10
Figure 2-8.
External and Internal Interrupt Prioritization.......................................... 2-13
Figure 3-1.
Consecutive Four-Clock Accesses ........................................................ 3-4
Figure 3-2.
Five-Clock Accesses with Three-Clock Precharge ................................ 3-5
Figure 3-3.
Precharge With DRAM Access Active ................................................... 3-6
Figure 4-1.
Ethernet Controller Block Diagram.......................................................... 4-2
Figure 4-2.
Ethernet Receive Buffer D.0escriptor (Rx BD)...................................... 4-13
Figure 4-3.
Ethernet Transmit Buffer Descriptor (Tx BD) ........................................ 4-16
Figure 4-4.
Ethernet Address Recognition Flowchart.............................................. 4-25
Figure 4-5.
AR Memory Map - Perfect Match Mode................................................ 4-26
Figure 4-6.
AR Memory Map - Hash Mode.............................................................. 4-27
Figure 7-1.
Test Logic Block Diagram ....................................................................... 7-2
Figure 7-2.
TAP Controller State Machine................................................................. 7-3
Figure 7-3.
Output Latch Cell (iocell)......................................................................... 7-8
Figure 7-4.
Input Pin Cell (iscell) ............................................................................... 7-8
Figure 7-5.
Control Cell (dicell).................................................................................. 7-9
Figure 7-6.
Bidirectional Cell (bicell).......................................................................... 7-9
Figure 7-7.
Output Enable Cell (encell) ................................................................... 7-10
Figure 7-8.
Output Enable Cell (encello) ................................................................. 7-10
Figure 7-9.
Output Enable Cell (clko_encell)........................................................... 7-11
Figure 7-10. General Arrangement for Bidirectional Pins.......................................... 7-12
Figure 7-11. Bypass Register .................................................................................... 7-13
Figure 8-1.
DRAM Read Cycle .................................................................................. 8-3
Figure 8-2.
DRAM Write Cycle .................................................................................. 8-4
Figure 8-3.
DRAM Refresh ........................................................................................ 8-5
Figure 8-4.
Ethernet Collision Timing ........................................................................ 8-6
Figure 8-5.
Ethernet Receive Timing......................................................................... 8-6
Figure 8-6.
Ethernet Transmit Timing........................................................................ 8-6
Figure 8-7.
Test Clock Input Timing Diagram............................................................ 8-7
Figure 8-8.
TRST Timing Diagram ............................................................................ 8-7
Figure 8-9.
Boundary Scan (JTAG) Timing Diagram................................................. 8-8
Figure 8-10. Test Access Port Timing Diagram........................................................... 8-8
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*