參數(shù)資料
型號(hào): SPAK302FC25C
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù): 109/128頁
文件大?。?/td> 641K
代理商: SPAK302FC25C
Applications
6-2
MC68EN302 REFERENCE MANUAL
MOTOROLA
and the pin muxing that is used in the current MC68EN302 application.
Example: Write $5400 to MBC (MFC = 5, PPE = 1).
7. IER - The interrupt extension register replaces the MOD, ET7, ET6 and ET1 bits in the
302 GIMR.
The user MUST assure that the corresponding bits in the GIMR of the
internal 302 are all written as zeros for proper functionality of the MC68EN302. The
IER is reset to $0000 which configures the interrupt input pins as IPL2–IPL0 and sets
the module bus controller interrupt to level 5.
8. CSER0–CSER3. The MC68EN302 extends the functionality of that provided by the
internal 302 core chip selects through the programming of this register. Additional
functionality includes 8-bit bus operation as well as parity checking and generation.
9. PCSR - This register controls parity operation on the MC68EN302. Also, bits 9-8 show
the result of parity on the current DRAM bank.
10. DRAM controller initialization. Assume bank 0 is to be used, parity enabled, 0 wait
states.
DRAM Configuration Register (DCR) = $0501 (Enable refresh and parity in bank 0,
allow supervisor or user access)
DRAM Refresh Register (DRFRSH) = $0000 (Refresh every 4096 system clocks)
DRAM Base Address Registers
DBA0 = desired DRAM base address and size, bit 0 = 1
DBA1 = $0000 (reset value)
To ensure correct parity, write $0000 to each memory location used before running
other code.
11. Ethernet Controller Initialization. In this example the Ethernet Controller is initialized to
perform internal loopback of one frame. The received frame buffer will be 4 bytes
longer than the transmit buffer due to the CRC being appended by hardware.
ECNTRL = $0001 (Release RESET to the Ethernet Controller)
EDMA = $000B
WMRK = 01 (16 bytes)
BLIM = 011 (max DMA burst length of 8 bus transactions (16 bytes of data))
EMRBLR = $0600 (1536 bytes, this allows receiving a max size frame into a single
buffer).
IVEC = $0140
VG = 1 (bit 1–bit 0 of the interrupt vector will be modified).
INV7–INV0 = 40
INTR_MASK = $07BC (all interrupts enabled except BackOffDone, TransmitBuffer
and ReceiveBuffer).
ECNFIG = $0001 (enable internal loopback).
ETHER_TEST = $0000
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT