參數(shù)資料
型號： SPAK302FC25C
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù)： 70/128頁
文件大?。?/td> 641K
代理商： SPAK302FC25C
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-7
a bit in INTR_EVENT, a one must be written to that bit position. Writing a zero will not
change the value of the bit. This register is cleared upon a hardware reset.
15–11—Reserved. Should be written to zero by the host processor.
HBERR—Heartbeat Error.
When HBC is set, a Heartbeat was not detected within the Heartbeat window following a
transmission.
BABR—Babbling Receiver Error.
Indicates a frame longer than 1520 bytes was received. According to 802.3, frames should
not exceed 1518 bytes but two bytes of slop is allowed. Receive frames exceeding 1520
bytes in length are truncated to prevent receive buffer overflow.
BABT—Babbling Transmitter Error.
The transmitted frame length has exceeded 1520 bytes. This condition is usually caused by
a frame that is too long being placed into the transmit data buffer(s).
GRA—Graceful Stop Complete.
A graceful stop, initiated by the setting of GTS, is now complete. Once the frame that was
in progress when GTS was set has transmitted, this bit is set. If the start of a second frame
is in the FIFO, GRA will be set after the transmission of the second frame. GRA is also set
after EBERR.
BOD—BackOff Done.
Indicates that the backoff timer has expired. This interrupt is used only for production testing
and should normally be ignored. (Set BODEN = 0)
EBERR—Ethernet Bus Error occurred.
Indicates that a bus error occurred when the Ethernet controller was bus master. The
BDERR bits in the EDMA register indicate which buffer descriptor was being used at the
time of the bus error. Once any frames currently in the transmit FIFO have completed
transmission and their status is written to the appropriate buffer descriptor, the GRA bit is
set. If no frames or only a partial frame is in the transmit FIFO, the GRA bit is set immediately
causing the partial frame to become an underrun truncated with a bad CRC.
TFINT—Transmit Frame Interrupt.
Indicates that a frame has been transmitted and that the last corresponding buffer descriptor
has been updated.
RFINT—Receive Frame Interrupt.
Indicates that a frame has been received and that the last corresponding buffer descriptor
has been updated.
15
14
13
12
11
10
9876543210
00000
HBERR BABR BABT
GRA
BOD EBERR TFINT RFINT
BSY
TXB
RXB
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*