參數(shù)資料
型號： SPAK302FC25C
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝： 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù)： 77/128頁
文件大?。?/td> 641K
代理商： SPAK302FC25C
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-13
The BDSIZE field in the EDMA register allows the user to define up to sixty-four buffers for
the transmit channel and up to one hundred twenty buffers for the receive channel. The total
number of combined transmit and receive buffers is one-hundred-twenty-eight. Each BD
table, transmit and receive, forms a circular queue with separate transmit Buffer Descriptor
and receive Buffer Descriptor pointers maintained in the hardware. The length of the circular
queues may also be controlled by using the W (wrap) bit in the buffer descriptors.
If the transmit FIFO empties of data before the end of the frame, an underrun occurs and a
bad CRC is appended to the partially transmitted data. In addition, the UN bit is set in the
last BD of the affected frame. Transmit underrun may occur if the Ethernet controller can not
access the 68000 bus or if the next BD in the frame is not available.
During the receive process, if data from a frame is available but no BD is available, the BSY
interrupt is generated, warning the user that data will soon be lost if a BD does not become
available. If the receive FIFO overruns because there is no available BD or the Ethernet
controller can not access the 68000 bus, then the last BD for the receive frame will have the
OV bit set.
4.2.1 ETHERNET RECEIVE BUFFER DESCRIPTOR (RX BD)
The user initializes the E, W, I, and (optionally) RO bits in the first word and the pointer in
3rd and 4th words of the receive buffer descriptor. The Ethernet controller writes the
following status bits:
First word: E, L, F, M, LG, NO, SH, CR, OV and CL bits. The M, LG, NO, SH, CR, OV
and CL bits in the first word of the buffer descriptor are only modified by the Ethernet
controller when the L bit is set
Second word: the buffer length
Third word: the Reason and ARIndex fields if the INDEX_EN bit in the AR_CNTRL
register is set.
Figure 4-2. Ethernet Receive Buffer Descriptor (Rx BD)
The first word of the receive buffer descriptor contains status and control information
concerning buffer descriptor handling and data flow. These status and control bits are
described in the following paragraphs.
Offset + 0
Offset + 2
Offset + 4
Offset + 6
Rx Data Buffer Pointer - A15–A0
Data Length
CL
OV
CR
SH
NO
LG
-
M
-
F
L
I
W
RO
E
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
ARIndex
Reason
A23–A16
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*