參數(shù)資料
型號: SPAK302FC25C
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù): 79/128頁
文件大小: 641K
代理商: SPAK302FC25C
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-15
LG—Rx Frame Length Violation, written by Ethernet controller.
A frame length greater than 1520 (maximum allowed receive frame length) was recognized.
In this situation, note that only the first 1520 bytes are written to the data buffer. This bit is
valid only if the L-bit is set. This frame should be discarded.
NO—Rx Nonoctet Aligned Frame, written by Ethernet controller.
The received frame contained a number of bits which is not a multiple of 8, and the CRC
check that occurred at the preceding byte boundary generated an error. This bit is valid only
if the L-bit is set. If this bit is set, the CR bit will not be set. This frame should be discarded.
SH—Short Frame, written by Ethernet controller.
The MC68EN302 does not support SH and this bit is always cleared. This bit indicates that
a frame length less than the minimum defined for this channel was recognized. This frame
should be discarded.
CR—Rx CRC Error, written by Ethernet controller.
This frame contains a CRC error and is an integral number of octets in length. This bit is
valid only if the L-bit is set. This frame should be discarded.
OV—Overrun, written by Ethernet controller.
A receive FIFO overrun occurred during frame reception. During a FIFO overflow, the status
bits also in this word (M, LG, NO, SH, CR, and CL) lose their normal meaning and are zero.
This bit is valid only if the L-bit is set. This frame should be discarded.
CL—Collision, written by Ethernet controller.
A collision occurred during frame reception and the frame was closed. This bit is set only if
a late collision occurred. This bit is valid only if the L-bit is set. This frame should be
discarded.
Data Length, written by Ethernet controller.
Data length indicates the number of octets written by the Ethernet controller into this BD’s
data buffer. It is written by the Ethernet controller upon the close of this BD.
Reason and ARIndex, written by Ethernet controller.
If INDEX_EN=1 in the AR_CNTRL register, then the Reason and ARIndex fields replace the
most significant byte of the Rx Buffer Pointer. The Reason and ARIndex are available on all
buffer descriptors for a frame when INDEX_EN is set, independent of the condition of the L
and F bits. When INDEX_EN = 0 the Reason and ARIndex fields are not modified by
hardware.
Rx Buffer Pointer, written by user.
The receive buffer pointer always points to the first location of the associated data buffer and
must be a multiple of 2. The data buffer must reside in memory external to the Ethernet
controller. When INDEX_EN=1, the most significant byte of the receive buffer pointer is
replaced by a reason and index field. When INDEX_EN=0, the receive buffer pointer is not
modified. See 4.6.1 Buffer Descriptor Modification for more details.
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT