參數(shù)資料
型號: SPAK302FC25C
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: 0.950 X 0.950 INCH, 0.025 INCH PITCH, PLASTIC, QFP-132
文件頁數(shù): 51/128頁
文件大?。?/td> 641K
代理商: SPAK302FC25C
MC68EN302 Module Bus Controller
2-12
MC68EN302 REFERENCE MANUAL
MOTOROLA
2.10.4 Parity Pin Enable
During hardware reset, the parity pin enable bit (PPE) in the MBC register (see 2.4 Module
Bus Control (MBCTL)) is cleared, which results in the parity pins becoming inputs. Each of
the three pins is sampled for a different function, as shown in Table 2-5. After exiting
hardware reset, these pins are sampled to determine chip functions. Pullup or pulldown
resistors are required for presetting the desired state if the parity pins are to be later
programmed as input/output pins. After hardware reset, the PPE bit can be set to enable the
parity pins as outputs. The PPE bit should be set to enable parity even on reads.
2.11 INTERRUPT SUPPORT
All module bus and module bus controller interrupts are at level 5 or at level 3 if MIL is set
(See 2.5 Interrupt Extension Register (IER)). There are two sources of interrupts in the MBC:
One is the Ethernet controller; the second source is the parity error interrupt. The parity error
interrupt is the higher priority of the two. If an interrupt acknowledge cycle is generated when
both interrupts are asserted, the MBC responds to the parity error interrupt by driving its
vector onto the internal 68000 bus. Only after the parity error interrupt is cleared will the
Ethernet controller respond to an IACK cycle.
In order to accommodate an additional interrupt source within the MC68EN302, an
additional Interrupt Mode (IMOD) bit is provided in the MBC. This bit configures the Interrupt
pins as IRQ or IPL lines. This replaces the MOD bit in the Global Interrupt Mode Register
(GIMR). This means that the existing MOD bit in the Global Interrupt Mode Register (GIMR)
must always remain at zero. The IMOD bit in the IER register duplicates this function in the
MBC.
Since the MBC generates a level 5 (or level 3) interrupt, and there is no way to resolve IACK
conflicts with the external circuitry, a level 5 (or level 3) interrupt should not be asserted
externally. Figure 2-8 summarizes the interrupt configuration and priorities.
Table 2-5. Parity Pin Enable Operation
PPE = 0
PIN FUNCTION
PPE = 1
PIN FUNCTION
DISCPU
PARITY0
BUSW
PARITY1
THREES
PARITYE
相關(guān)PDF資料
PDF描述
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
MC68360FE25 32-BIT, 25 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT