- 您現在的位置：買賣IC網 > PDF目錄98088 > SN54LVT8980JT (TEXAS INSTRUMENTS INC) SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 PDF資料下載
參數資料
| 型號： | SN54LVT8980JT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| 封裝： | 0.300 INCH, CERAMIC, DIP-24 |
| 文件頁數： | 5/36頁 |
| 文件大?。?/td> | 509K |
| 代理商： | SN54LVT8980JT |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676D – DECEMBER 1996 – REVISED AUGUST 2002
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Table 2. ConfigurationA Register Decode
CONFIGURATIONA
BIT
GROUP
BIT NO.
VALUE
RESULT
NTOE
5
0
TAP outputs (TCK, TDO, TMS, TRST) are enabled.
NTOE
5
1
TAP outputs (TCK, TDO, TMS, TRST) are disabled (high impedance).
00
No loopback – TDI pin inputs to TDI buffer.
LPBK
4 3
01
TMS loopback – TAP-state generator inputs to TDI buffer. TMS and TDO pins are fixed high.
LPBK
4–3
10
TDO loopback – TDO buffer inputs to TDI buffer. TMS and TDO pins are fixed high.
11
Reserved
000
Automatic/free-running-TCK mode – all TAP outputs are generated autonomously in the eTBC according
to the active command. The TCK output runs continuously; while operating a scan command, if the TDI
buffer becomes full and/or the TDO buffer becomes empty, the TAP state is cycled to Pause-DR or
Pause-IR, as appropriate, until the host performs the required buffer service.
MODE
2–0
001
Automatic/gated-TCK mode – all TAP outputs are generated autonomously in the eTBC according to the
active command. The TCK output is run only when required to move TAP state or to progress run-test or
scan operations, otherwise, it is gated off (low); while operating a scan command, if the TDI buffer
becomes full and/or the TDO buffer becomes empty, the TAP state remains in Shift-IR or Shift-DR, as
appropriate, but the TCK output is gated off until the host performs the required buffer service.
010
Discrete-control mode – all TAP outputs are determined by contents of the discrete-control register under
control of host software.
011–111
Reserved
Table 3. ConfigurationB Register Decode
CONFIGURATIONB
BIT
GROUP
BIT NO.
VALUE
RESULT
CDIV
7–5
000–111
TCK = (CLKIN)/(2CDIV); reset value TCK = (CLKIN)/(24) = CLKIN/16
RDLY
3–0
0000–11
11
Number of retiming delays to accommodate = RDLY; while operating a scan command, TDI sampling is
delayed by a number of TCK cycles, equal to RDLY, following the generation of Shift-DR or Shift-IR state,
as appropriate.
The negated test-output-enable (NTOE) bit allows the host to disable the TAP outputs via software in a manner
analogous to the hardware TOE. The loopback (LPBK) bit group allows the selection of the source of data to
be input to the TDI buffer – from the TDI pin for normal eTBC operations or, for eTBC verification purpose, from
TAP-state (TMS) generator or TDO buffer. The test mode (MODE) bit group provides a choice of
automatic/free-running-TCK, automatic/gated-TCK, or discrete-control modes.
The clock-divisor (CDIV) bit group allows software control of the TCK output frequency based on a division of
the CLKIN input. Divisors from 20 (1) to 27 (128) are provided. The clock divisor defaults to 24 (16) on eTBC
reset (power-up, hardware-initiated, or software-initiated). The retiming-delay (RDLY) bit group provides for the
automatic accommodation of retiming (pipeline) delays, which can be used to deskew the TAP signals to target
scan chains that are electrically distant (due to cabling delays, etc).
相關PDF資料 |
PDF描述 |
|---|---|
| SN54LVT8996JT | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| SN54LVTH16952WD | LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56 |
| SN54LVTH182502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH18502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH182512HKC | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN54S00J | 制造商:Texas Instruments 功能描述:NAND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S00W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S02J | 制造商:Texas Instruments 功能描述: |
| SN54S03J | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:2-INPUT NAND GATE (OC) - Rail/Tube |
| SN54S04J | 制造商:Texas Instruments 功能描述:Inverter 6-Element Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:INVERTER 6-ELEM BIPOLAR 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:HEX INVERTER *NIC* |
發(fā)布緊急采購，3分鐘左右您將得到回復。