- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98088 > SN54LVT8980JT (TEXAS INSTRUMENTS INC) SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 PDF資料下載
參數(shù)資料
| 型號： | SN54LVT8980JT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| 封裝： | 0.300 INCH, CERAMIC, DIP-24 |
| 文件頁數(shù)： | 4/36頁 |
| 文件大?。?/td> | 509K |
| 代理商： | SN54LVT8980JT |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676D – DECEMBER 1996 – REVISED AUGUST 2002
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
register descriptions
A summary of the eTBC registers, their address mappings, bit assignments, reset values, and host accessibility
(read/write or read-only) is provided in Table 1. All registers are fully readable by the host. All registers are fully
writeable by the host with the exception of the status and TDI-buffer registers. Also, with the exception of
TDO-buffer and command registers, writes to any register while a command is in progress are held off (RDY
inactive) or ignored. Bits designated as reserved should be written to logic 0; read-only bits designated as
reserved always read logic 0.
Table 1. Register Summary
ADDRESS
REGISTER
REGISTER DETAIL
(BIT ASSIGNMENTS)
RESET
HOST
A2–A0
REGISTER
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
VALUE
ACCESS
(MSB)
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
(LSB)
000
ConfigurationA
Reserved
NTOE
LPBK
MODE
0x00
R/W
001
ConfigurationB
CDIV
Reserved
RDLY
0x80
R/W
010
Status
TDIS
TDOS
CTRS
Reserved
TAPST
0x00
R
011
Command
SWRST
NTRST
ENDST
OPCOD
0x00
R/W
100
TDO buffer
0x00
R/W
101
TDI buffer
0x00
R
110
Counter
0x00
R/W
111
Discrete control
Reserved
DNTR
DTMS
DTDI
DTDO
0x00
R/W
configuration registers
All eTBC test commands operate under the influence of the configurationA and configurationB registers. The
decodes of the various bit groups assigned to these registers are given in Table 2 and Table 3, respectively.
These registers are fully readable at all times and are fully writeable, except when an eTBC command is in
progress. Bit group values designated as reserved should not be written.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LVT8996JT | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| SN54LVTH16952WD | LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56 |
| SN54LVTH182502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH18502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH182512HKC | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54S00J | 制造商:Texas Instruments 功能描述:NAND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S00W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S02J | 制造商:Texas Instruments 功能描述: |
| SN54S03J | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:2-INPUT NAND GATE (OC) - Rail/Tube |
| SN54S04J | 制造商:Texas Instruments 功能描述:Inverter 6-Element Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:INVERTER 6-ELEM BIPOLAR 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:HEX INVERTER *NIC* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。