
2000 Sep 07
17
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC4000
CLKFAIL Timing and Control
When an SC4000 is enabled to be clock
master (C_0 = 1), the chip drives clock
and frame sync signals to the SCbus and
pulls the CLKFAIL line low. If the
SC4000 is then disabled as clock master,
the internal state machine waits for the
next frame boundary and then stops
driving clock and frame sync signals.
Instead, it drives the CLKFAIL line high
for one clock before tri-stating it (CLK-
FAIL is pulled up with 4.7K on every
board). An “armed” clock master (C_1
= 1) contains logic that monitors the
CLKFAIL line (C_51 must be set). If
CLKFAIL is sampled high for two con-
secutive clock periods, then the C_0 bit
is automatically set; the armed master
then begins driving clock and frame
sync signals and pulls CLKFAIL low.
Since the internal state machine was
using the clock and frame sync signals
driven by the previous master, the new
master takes over without any framing
error. It is as if one clock period had
been stretched, as shown in Figure 14.
Message Channel Interface
The SC4000 is designed for use with an
HDLC controller to implement the mes-
sage channel interface. The interface be-
tween an HDLC controller and SC4000
consists of the 2.048 MHz MC_CLK
(pin 11), TXD_0 (pin 9) and RXD (pin
10) lines. Data read from the SCbus MC
(pin 80) line is passed straight through
the SC4000 to the RXD output. Data
read from TXD_0 can be passed straight
through the SC4000 to the MC output,
or be buffered internally through a
clocked register. Buffering output data is
controlled by C_12. When the Message
Channel is Disabled (C_15 = 1), TXD_0
is looped back to the RXD to allow
diagnostics to be run on the HDLC
controller.
Operation Mode and Configuration
Register Setup
The SC4000 can be configured to func-
tion in five different modes shown in the
tables below:
SCbus Clock Slave (Table 1)
SCbus Clock Master (Table 2)
SCbus Armed Clock Master (Table 3)
MVIP Clock Master (Table 4)
MVIP Clock Slave (Table 5)
Table 6 shows signals that are cross
referenced by SCbus and MVIP.
Table 1. Configuration Register Setup for SCbus Clock Slave
Operation Mode
Conguration Register Bits Setup
Function Description
SCbus Slave
C_0 = 0
SCbus clock master disabled (Default)
C_1 = 0
SCbus clock master disarmed (Default)
C_2
SCbus Primary or Alternate Select
0: Primary SCbus signals selected (Default)
1: Alternate SCbus signals selected
C_3 = 0
Diagnostic mode disabled (Note)
C_[5:4]
SCbus Framng mode to select one of the following rate:
0X = 2.048 Mb/s, 256 Bits/Frame, 32 Timeslots/Frame (Default)
10 = 4.096 Mb/s, 512 Bits/Frame, 64 Timeslots/Frame
11 = 8.192 Mb/s, 1024 Bits/Frame, 128 Timeslots/Frame
C_[7:6]
Local bus Framng mode to select one of the following rate:
0X = 2.048 Mb/s, 256 Bits/Frame, 32 Timeslots/Frame (Default)
10 = 4.096 Mb/s, 512 Bits/Frame, 64 Timeslots/Frame
11 = 8.192 Mb/s, 1024 Bits/Frame, 128 Timeslots/Frame
Note:
Default of all configuration register bits except C_3 are 0