參數資料
型號: SAA7381
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: ATAPI CD-R block decoder
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP144
文件頁數: 46/108頁
文件大小: 380K
代理商: SAA7381
1997 Aug 12
46
Philips Semiconductors
Objective specification
ATAPI CD-R block decoder
SAA7381
7.5.3.22
Description of the ultra control bits
The ‘ultractrl’ register bits can be used to add system clock
cycles to various timing limits used in the host interface
ultra DMA transfer engine.
This enables the SAA7381 to meet ultra DMA Mode 0
timings when the SAA7381 system clock is higher than
33.8688 MHz.
When the SAA7381 system clock is 33.8688 MHz,
maximum data transfer rates in ultra DMA Mode 0 are
achieved by setting ‘ultractrl’ to (0001).
For information on meeting Mode 0 timings for system
clocks other than 33.8688 MHz, please consult the user
manual or product support.
7.5.3.23
HISEQ
Table 76
HISEQ: host interface sequencer register; address FF96H (see Table 77)
Table 77
Description of the HISEQ register bits
ACCESS
RW
BIT 7
autoa0
BIT 6
autodrq
BIT 5
comp
BIT 4
error
BIT 3
sus_seq
BIT 2
BIT 1
BIT 0
repeat autoa0
BIT
7
NAME
autoa0
DESCRIPTION
automatic A0 packet transfer enable: this bit enables the sequencer to automatically
handle transfer of A0 packet bytes
autoa0 = 1; enables automatic transfer of A0 packet bytes
autoa0 = 0; disables automatic transfer of A0 packet bytes
enables the auto data request sequence: this bit enables automatic handling of data
requests in PIO and DMA mode transfers
autodrq = 1; auto sequencer is enabled to perform auto data requests
autodrq = 0; auto sequencer is not enabled to perform auto data request
Completion sequence for ‘autodrq’: this bit indicates that the auto completion sequence
should be performed after the last data transfer. This bit is only valid when the auto
sequencer is enabled.
comp = 1; enable the auto sequencer to automate the completion sequence
comp = 0; disable the auto completion sequence
completion sequence with error status: this bit is copied to the check bit of the ASTAT
register just before an auto completion sequence is performed
error = 1; completion sequence with error status in check bit of ASTAT
error = 0; completion without error status
Suspend auto sequence: this bit suspends the auto sequencer for debug. If the
suspend state is a write to register state then the write operation will only take place
when after the ‘sus_seq’ bit is negated.
sus_seq = 1; suspend sequencer in present state
sus_seq = 0; normal sequence operation
Repeat the A0 packet reception auto sequence after an ‘autodrq’ or auto completion
sequence. This bit, if set before an ‘autodrq’ or auto completion sequence, will be
copied to ‘autoa0’ bit when the sequencer is reset at the end of an ‘autodrq’ or auto
completion sequence. This bit is negated at the end of the ‘autoA0’ sequence. Its effect
is to repeat the ‘autoA0’ sequence one more time only. It should be noted that this bit is
only available on RODAP and not the M1 data base.
repeat autoa0 = 1; repeat ‘autoA0’ sequencer after ‘autodrq’ or auto completion
repeat autoa0 = 0; no effect
6
autodrq
5
comp
4
error
3
sus_seq
2
repeat autoa0
相關PDF資料
PDF描述
SAA7382GP Error correction and host interface IC for CD-ROM ELM
SAA7382 Error correction and host interface IC for CD-ROM ELM
SAA7390 High performance Compact Disc-Recordable CD-R controller
SAA7390GP High performance Compact Disc-Recordable CD-R controller
SAA7501WP ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
相關代理商/技術參數
參數描述
SAA7382 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7382GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7384 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Terrestrial digital sound decoder for conventional intercarrier PLL-IF systems
SAA7385 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA
SAA7385GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA