
146
EPSON
S1C8F360 TECHNICAL MANUAL
7 DIFFERENCES FROM S1C883XX/S1C888XX
7 DIFFERENCES FROM S1C883XX/S1C888XX
This chapter explains the differences on functions between the S1C8F360 and the S1C883xx/888xx.
7.1 Terminal Configuration
The S1C8F360 has terminals for the PROM programmer in addition to those of the S1C883xx/888xx and
uses the QFP18-176pin or QFP21-176pin package.
Table 7.1.1 shows the pad configuration and the terminal functions according to the operating mode.
Table 7.1.1 Terminal configuration
VDD
VSS
VD1
VD1F
VOSC
VC1–VC5
CA–CE
OSC1
OSC2
OSC3
OSC4
MCU/MPU
K00–K07
K10/EVIN
K11/BREQ
R00–R07/A0–A7
R10–R17/A8–A15
R20–R22/A16–A18
R23/RD
R24/WR
R25/CL
R26/FR
R27/TOUT
R30–R33/CE0–CE3
R34/FOUT
R35–R37
R50/BZ
R51/BACK
P00–P07/D0–D7
P10/SIN
P11/SOUT
P12/SCLK
P13/SRDY
P14/CMPP0/AD4
P15/CMPM0/AD5
P16/CMPP1/AD6
P17/CMPM1/AD7
COM0–COM15
COM16–COM31
/SEG66–SEG51
SEG0–SEG50
RESET
TEST
AVDD
AVSS
AVREF
TXD
RXD
SCLK
CLKW
SPRG
VEPEXT
Pin name
Function
Normal operation mode
Serial programming mode
QFP18-176
Pin No.
86, 115
87, 156
85
66
88
82–78
77–73
89
90
83
84
93
103–96
95
94
124–131
132–139
140–142
143
144
145
146
147
148–151
152
153–155
157
158
123–116
111
110
109
108
107
106
105
104
159–174
65–50
175–176, 1–49
92
91
112
113
114
72
70
71
68
67
69
I/O
–
I
O
I
O
I
O
I/O
O
I
–
O
I
I/O
–
I
O
I
O
I
O
I
O
I
–
O
I
I/O
I
I/O
Power supply (+)
Power supply (GND)
Internal logic voltage regulator output
Internal logic and Flash voltage regulator output
Oscillation system voltage regulator output
LCD drive voltage output
Booster capacitor for LCD
OSC1 oscillation input
OSC1 oscillation output
OSC3 oscillation input
OSC3 oscillation output
MCU/MPU mode selection
Input port
Input port or EVIN input
Input port or BREQ input
Output port or address bus A0–A7
Output port or address bus A8–A15
Output port or address bus A16–A18
Output port or RD output
Output port or WR output
Output port or CL output
Output port or FR output
Output port or TOUT output
Output port or CE0–CE3 output
Output port or FOUT output
Output port
Output port or BZ output
Output port or bus BACK output
I/O port or data bus D0–D7
I/O port or SIN input
I/O port or SOUT output
I/O port or SCLK input/output
I/O port or SRDY output
I/O port, CMPP0 or AD4 input
I/O port, CMPM0 or AD5 input
I/O port, CMPP1 or AD6 input
I/O port, CMPM1 or AD7 input
LCD common output terminals
LCD common output (1/32 duty)
or LCD segment output (1/16 duty)
LCD segment output
Initial reset input
Test input
Analog power supply (+)
Analog power supply (–)
Analog reference voltage
Unused
Unused (High)
Unused
Unused (High)
N.C.
Power supply (+)
Power supply (GND)
Internal logic voltage regulator output
Internal logic and Flash voltage regulator output
Oscillation system voltage regulator output
Unused
OSC1 oscillation input
OSC1 oscillation output
Unused
Unused (High or Low)
Unused
Unused (High or Low)
Unused
Initial reset input
Unused (High)
Unused
Serial data output for Flash programming
Serial data input for Flash programming
Serial clock input/output for Flash programming
Clock input for Flash programming
Flash programming control input
Flash test (high-voltage circuit monitor)
In the parallel programming mode, all the terminals are set to the appropriate status by the exclusive
PROM writer.