- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98069 > S1C8F360F 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP176 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C8F360F |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP176 |
| 封裝： | QFP18-176 |
| 文件頁(yè)數(shù)： | 44/217頁(yè) |
| 文件大?。?/td> | 1753K |
| 代理商： | S1C8F360F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)
128
EPSON
S1C8F360 TECHNICAL MANUAL
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (A/D Converter)
5.15.4 A/D conversion
s Setting the A/D input terminal
When using the A/D converter, it is necessary to
set up the terminals used for analog input from the
P14–P17 initialized as the I/O port terminals. Four
terminals can all be used as analog input terminals.
The PAD (PAD4–PAD7) register is used to set
analog input terminals. When the PAD register bits
are set to "1", the corresponding terminals function
as the analog input terminals.
Table 5.15.4.1 Correspondence between A/D input
terminal and PAD register
Terminal
P14 (AD4)
P15 (AD5)
P16 (AD6)
P17 (AD7)
A/D input control register
PAD4
PAD5
PAD6
PAD7
s Setting the input clock
The A/D conversion clock can be selected from
eight types shown in Table 5.15.4.2. The selection is
done using the PSAD register.
Table 5.15.4.2 Input clock selection
Division
ratio
fOSC1/1
fOSC3/64
fOSC3/32
fOSC3/16
fOSC3/8
fOSC3/4
fOSC3/2
fOSC3/1
Output
control
PRAD
register
"1": ON
"0": OFF
PSAD2
1
0
Selection register
PSAD1
1
0
1
0
PSAD0
1
0
1
0
1
0
1
0
The selected clock is input to the A/D converter by
writing "1" to the PRAD register.
Note: When the OSC3 oscillation circuit is made
the clock source, it is necessary to turn the
OSC3 oscillation ON, prior to using the
A/D converter.
From the time the OSC3 oscillation circuit
is turning ON until oscillation stabilizes, an
interval of several msec to several 10
msec is necessary. Consequently, you
should allow an adequate waiting time
after turning the OSC3 oscillation circuit
ON before starting the count of the
programmable timer. (The oscillation start
time will vary somewhat depending on the
oscillator and on external parts. Refer to
the oscillation start time example indicated
in Chapter 10, "ELECTRICAL CHARAC-
TERISTICS".)
At initial reset, OSC3 oscillation circuit is
set to OFF status.
The clock division ratio (see Table
5.15.4.2) must be set so that the A/D
conversion clock frequency is 1 MHz or
less. Furthermore, the A/D conversion
clock frequency should be changed
according to the voltage to be used. Refer
to Chapter 10, "ELECTRICAL CHARAC-
TERISTICS".
The input clock should be set when the
A/D converter stops. Changing in the A/D
converter operation may cause a malfunc-
tion.
To prevent malfunction, do not start A/D
conversion (writing to the CHS register)
when the A/D conversion clock is not
being output from the prescaler, and do
not turn the prescaler output clock off
during A/D conversion.
s Selecting the input signal
The analog signals from the AD4 (P14)–AD7 (P17)
terminals are input to the multiplexer, and the
analog input channel for A/D conversion is
selected by software. This selection can be done
using the CHS register as shown in Table 5.15.4.3.
Table 5.15.4.3 Selection of analog input channel
Input channel
AD7
AD6
AD5
AD4
CHS1
1
0
CHS0
1
0
1
0
s A/D conversion operation
An A/D conversion starts by writing data to the
ADRUN register. For example, when performing
A/D conversion using AD7 as the analog input,
write "1" (1, 1) to the CHS register (CHS1, CHS0)
and then write "1" to the ADRUN register. The A/D
input channel is selected and the A/D conversion
starts. However, it is necessary that the P17 termi-
nal has been set as an analog input terminal.
The built-in sample & hold circuit starts sampling
of the analog input specified from tAD after writing.
When the sampling is completed, the held analog
input voltage is converted into a 10-bit digital value
in successive-approximation architecture.
The conversion result is loaded into the ADDR
(ADDR0–ADDR9) register. ADDR0 is the LSB and
ADDR9 is the MSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1D13305F00B | 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60 |
| S1D13305F00A | 640 X 256 PIXELS CRT CHAR OR GRPH DSPL CTLR, PQFP60 |
| S1D13600F00A | CRT OR FLAT PNL GRPH DSPL CTLR, PQFP64 |
| S1D13700F02A100 | 320 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP64 |
| S1D13706F00A | 320 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C8F360F413100 | 功能描述:16位微控制器 - MCU 8-bit Flash 60KB LCD Dr. 51 x 32 RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| S1C8F360F513200 | 功能描述:16位微控制器 - MCU 8-bit Flash 60KB LCD Dr. 51 x 32 RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| S1C8F626 | 制造商:EPSON 制造商全稱(chēng):EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C-8-S | 制造商:GRIPCO 功能描述: |
| S1CFB | 制造商:Hubbell Wiring Device-Kellems 功能描述:FLOORBOX, SYSTEM ONE, CAST IRON |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。