- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C63406F 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | S1C63406F |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP128 |
| 封裝： | PLASTIC, TQFP15-128 |
| 文件頁數(shù)： | 143/144頁 |
| 文件大?。?/td> | 1160K |
| 代理商： | S1C63406F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁當(dāng)前第143頁第144頁
90
EPSON
S1C63406 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
EPR: Parity enable register (FF71HD3)
Selects the parity function.
When "1" is written: With parity
When "0" is written: Non parity
Reading: Valid
Selects whether or not to check parity of the received data and to add a parity bit to the transmitting data.
When "1" is written to EPR, the most significant bit of the received data is considered to be the parity bit
and a parity check is executed. A parity bit is added to the transmitting data. When "0" is written, neither
checking is done nor is a parity bit added.
Parity is valid only in asynchronous mode and the EPR setting becomes invalid in the clock synchronous
mode.
At initial reset, this register is set to "0".
PMD: Parity mode selection register (FF71HD2)
Selects odd parity/even parity.
When "1" is written: Odd parity
When "0" is written: Even parity
Reading: Valid
When "1" is written to PMD, odd parity is selected and even parity is selected when "0" is written. The
parity check and addition of a parity bit is only valid when "1" has been written to EPR. When "0" has
been written to EPR, the parity setting by PMD becomes invalid.
At initial reset, this register is set to "0".
TXEN: Transmit enable register (FF72HD0)
Sets the serial interface to the transmit enabled status.
When "1" is written: Transmit enabled
When "0" is written: Transmit disabled
Reading: Valid
When "1" is written to TXEN, the serial interface shifts to the transmit enabled status and shifts to the
transmit disabled status when "0" is written.
Set TXEN to "0" when making the initial settings of the serial interface and similar operations.
At initial reset, this register is set to "0".
TXTRG: Transmit trigger/status (FF72HD1)
Functions as the transmit start trigger and the operation status indicator (transmitting/stop status).
When "1" is read: During transmitting
When "0" is read: During stop
When "1" is written: Start transmitting
When "0" is written: Invalid
Starts transmitting when "1" is written to TXTRG after writing the transmitting data.
TXTRG can be read as the status. When set to "1", it indicates transmitting operation, and "0" indicates
transmitting stop.
At initial reset, TXTRG is set to "0".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C63408F0A0100 | MICROCONTROLLER, PQFP128 |
| S1C63406D0A0100 | MICROCONTROLLER, UUC103 |
| S1C63455F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP128 |
| S1C63455D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105 |
| S1C63458F0A0100 | MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C63408 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63557D04Q000 | 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT |
| S1C63567 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63616 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63632 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。