- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C63406F 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C63406F |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP128 |
| 封裝： | PLASTIC, TQFP15-128 |
| 文件頁數(shù)： | 132/144頁 |
| 文件大?。?/td> | 1160K |
| 代理商： | S1C63406F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁當(dāng)前第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
80
EPSON
S1C63406 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
(1) Write "0" in the receive enable register RXEN and
transmit enable register TXEN to reset the serial
interface.
(2) Write "1" in the receive enable register RXEN to set
into the receiving enable status.
(3) In case of the master mode, confirm the transmit ready
status on the slave side (external serial input/output
device), if necessary. Wait until it reaches the transmit
ready status.
(4) Write "1" in the receive control bit RXTRG and start
receiving.
In the master mode, this control causes the synchro-
nous clock to change to enable and is provided to the
shift register for receiving and output from the SCLK
terminal.
In the slave mode, it waits for the synchronous clock
to be input from the SCLK terminal. The received data
input from the SIN terminal is successively incorpo-
rated into the shift register in synchronization with the
rising edge of the synchronous clock.
At the point where the data of the 8th bit has been
incorporated at the final (8th) rising edge of the
synchronous clock, the content of the shift register is
sent to the receive data buffer and the receiving
complete interrupt factor flag ISRC is set to "1". When
interrupt has been enabled, a receiving complete
interrupt is generated at this point.
(5) Read the received data from TRXD0–TRXD7 using
receiving complete interrupt.
(6) Repeat steps (3) to (5) for the number of bytes of
receiving data, and then set the receive disable status
by writing "0" to the receive enable register RXEN,
when the receiving is completed.
Data receiving
End
RXEN
← 0, TXEN ← 0
No
Yes
Receiving complete ?
Received data reading
from TRXD0–TRXD7
No
Yes
ISRC = 1 ?
RXEN
← 0
RXTRG
← 1
RXEN
← 1
No
Yes
Transmitter ready ?
In case of master mode
Data receive procedure
The control procedure and operation during receiving is as follows.
Fig. 4.11.6.3 Receiving procedure in clock
synchronous mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C63408F0A0100 | MICROCONTROLLER, PQFP128 |
| S1C63406D0A0100 | MICROCONTROLLER, UUC103 |
| S1C63455F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP128 |
| S1C63455D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105 |
| S1C63458F0A0100 | MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C63408 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63557D04Q000 | 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT |
| S1C63567 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63616 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63632 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。