參數(shù)資料
型號： S1C63406F
元件分類： 微控制器/微處理器
英文描述： 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP128
封裝： PLASTIC, TQFP15-128
文件頁數(shù)： 126/144頁
文件大?。?/td> 1160K
代理商： S1C63406F
74
EPSON
S1C63406 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)
4.11.2 Mask option
Since the input/output terminals of the serial interface is shared with the I/O ports (P20–P23), the mask
option that selects the output specification for the I/O port is also applied to the serial interface.
The output specification of the terminals SOUT, SCLK (for clock synchronous master mode) and SRDY
(for clock synchronous slave mode) that are used as output in the input/output port of the serial interface
is respectively selected by the mask options of P21, P22 and P23. Either complementary output or N-
channel open drain output can be selected as the output specification. However, when N-channel open
drain output is selected, do not apply a voltage exceeding the power supply voltage to the terminal.
4.11.3 Transfer modes
There are four transfer modes for the serial interface and mode selection is made by setting the two bits of
the mode selection registers SMD0 and SMD1 as shown in the table below.
Table 4.11.3.1 Transfer modes
SMD1
SMD0
Mode
1
0
1
0
1
0
8-bit asynchronous
7-bit asynchronous
Clock synchronous slave
Clock synchronous master
Table 4.11.3.2 Terminal settings corresponding to each transfer mode
Mode
SIN
Asynchronous 8-bit
Asynchronous 7-bit
Clock synchronous slave
Clock synchronous master
P23
Output
P23
SOUT SCLK
SRDY
P22
Input
Output
Input
At initial reset, transfer mode is set to clock synchronous master mode.
Clock synchronous master mode
In this mode, the internal clock is utilized as a synchronous clock for the built-in shift registers, and 8-
bit clock synchronous serial transfers can be performed with this serial interface as the master.
The synchronous clock is also output from the SCLK terminal which enables control of the external
(slave side) serial I/O device. Since the SRDY terminal is not utilized in this mode, it can be used as an
I/O port.
Figure 4.11.3.1(a) shows the connection example of input/output terminals in the clock synchronous
master mode.
Clock synchronous slave mode
In this mode, a synchronous clock from the external (master side) serial input/output device is
utilized and 8-bit clock synchronous serial transfers can be performed with this serial interface as the
slave.
The synchronous clock is input to the SCLK terminal and is utilized by this interface as the synchro-
nous clock.
Furthermore, the SRDY signal indicating the transmit-receive ready status is output from the SRDY
terminal in accordance with the serial interface operating status.
In the slave mode, the settings for registers SCS0 and SCS1 used to select the clock source are invalid.
Figure 4.11.3.1(b) shows the connection example of input/output terminals in the clock synchronous
slave mode.
相關(guān)PDF資料
PDF描述
S1C63408F0A0100 MICROCONTROLLER, PQFP128
S1C63406D0A0100 MICROCONTROLLER, UUC103
S1C63455F 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP128
S1C63455D 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105
S1C63458F0A0100 MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C63408 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63557D04Q000 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT
S1C63567 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63616 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63632 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*