- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C60L16F0A0100 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C60L16F0A0100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP14-80 |
| 文件頁數(shù)： | 76/105頁 |
| 文件大?。?/td> | 841K |
| 代理商： | S1C60L16F0A0100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
62
EPSON
S1C60N16 TECHNICAL MANUAL
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Event Counter)
4.12.4 Control of event counter
Table 4.12.4.1 shows the event counter control bits and their addresses.
Table 4.12.4.1 Control bits of event counter
Address
Comment
D3
D2
Register
D1
D0
Name
Init 1
10
5 Undefined
1
2
Initial value at initial reset
Not set in the circuit
3
4
Always "0" being read
Reset (0) immediately after being read
2F8H
EV03
EV02
EV01
EV00
R
EV03
EV02
EV01
EV00
0
Event counter 0 (low-order 4 bits)
2F9H
EV07
EV06
EV05
EV04
R
EV07
EV06
EV05
EV04
0
Event counter 0 (high-order 4 bits)
2FAH
EV13
EV12
EV11
EV10
R
EV13
EV12
EV11
EV10
0
Event counter 1 (low-order 4 bits)
2FCH
EVSEL ENRUN EV1RST EV0RST
R/W
W
EVSEL
EVRUN
EV1RST3
EV0RST3
0
Reset
Separate
Run
Reset
Phase
Stop
–
Event counter mode selection
Event counter Run/Stop
Event counter 1 reset
Event counter 0 reset
2FBH
EV17
EV16
EV15
EV14
R
EV17
EV16
EV15
EV14
0
Event counter 1 (high-order 4 bits)
EV00–EV03: Event counter 0 low-order data (2F8H)
The four low-order data bits of event counter 0 are read out.
These four bits are read-only, and cannot be used for writing.
At initial reset, event counter 0 is set to "00H".
EV04–EV07: Event counter 0 high-order data (2F9H)
The four high-order data bits of event counter 0 are read out.
These four bits are read-only, and cannot be used for writing.
At initial reset, event counter 0 is set to "00H".
EV10–EV13: Event counter 1 low-order data (2FAH)
The four low-order data bits of event counter 1 are read out.
These four bits are read-only, and cannot be used for writing.
At initial reset, event counter 1 is set to "00H".
EV14–EV17: Event counter 1 high-order data (2FBH)
The four high-order data bits of event counter 1 are read out.
These four bits are read-only, and cannot be used for writing.
At initial reset, event counter 1 is set to "00H".
EV0RST: Event counter 0 reset (2FCHD0)
This is the register for resetting event counter 0.
When "1" is written : Event counter 0 reset
When "0" is written : No operation
Read-out : Always "0"
When "1" is written, event counter 0 is reset and the data becomes "00H". When "0" is written, no opera-
tion is executed.
This is a write-only bit, and is always "0" at read-out.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C60N01F | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP48 |
| S1C60N02D | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC52 |
| S1C60L02 | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP60 |
| S1C60N04D | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC48 |
| S1C60N08D | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC96 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C60N05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60R08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63004 | 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。