
23 A/D Converter (ADC10SA)
S1C17003 TECHNICAL MANUAL
EPSON
23-3
ADC10SA
23.3 A/D Converter Settings
To use the A/D converter, the following settings are required in advance.
1. Setting for analog input pins ... See section 23.2
2. Setting for A/D conversion clock
3. Selection of the start/end channels for analog conversion process
4. Setting of A/D conversion mode
5. Selection of the trigger type
6. Setting of sampling time
7. Setting of conversion result storage mode
8. Setting for interrupts... See section 23.6
Note: Be sure to disable the A/D converter (set ADEN(DO/ADC10_CTL register)=0) before configuring
those settings. Changing settings in enabled state can cause a malfunction.
ADEN: A/D Enable Bit in the A/D Control/Status (ADC10_CTL) Register (DO/0x5384)
Setting for A/D conversion clock
To use the A/D converter, the peripheral clock (PCLK) supplied from the clock generator (CLG) and a
division clock supplied from the Prescaler (PSC) must be turned on.
For details, refer to the “8.3 Peripheral Module Clock (PCLK) Control”, and “9.1 Prescaler Configuration.”
The A/D converter can select the Prescaler-supplied division clock from 15 types shown in the table
23.3.1.Use ADDF[3:0] (D[3:0]/ADC10_DIV register) for the selection.
ADDF[3:0]: A/D Converter Clock Divided Frequency Selection Bits in the ADCIO Divided Frequency
(ADC10_DIV) Register(D[3:0]/Ox5386)
Table 23.3.1: Selection of A/D conversion clock
ADDF3:0
A/D clock
0xf
reserved
0xe
PCLK1/32768
0xd
PCLK1/16384
0xc
PCLK1/8192
0xb
PCLK1/4096
0xa
PCLK1/2048
0x9
PCLK1/1024
0x8
PCLK1/521
0x7
PCLK1/256
0x6
PCLK1/128
0x5
PCLK1/64
0x4
PCLK1/32
0x3
PCLK1/16
0x2
PCLK1/8
0x1
PCLK1/4
0x0
PCLK1/2
(Default: 0x0)
Note: For information about restriction of input clock frequencies, refer to “26.5 A/D Converter
Characteristics.”
Do not start A/D conversion while clock output from the Prescaler to the AD converter is
turned off, or turn off clock output from the Prescaler while A/D conversion is in process. It
can cause a malfunction.