參數(shù)資料
型號(hào): PQ2FADSVRRM
英文描述: PQ2FADS-VR Users Manual
中文描述: PQ2FADS - VR的用戶(hù)手冊(cè)
文件頁(yè)數(shù): 64/186頁(yè)
文件大小: 2001K
代理商: PQ2FADSVRRM
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)
Functional Description
52
PQ2FADS-VR User’s Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
DTR (I) - Data Terminal Ready. This signal is used by the software on the PQ2FADS-VR to
detect if a terminal is connected to the board.
DSR (O) - Data Set Ready. This line is always asserted by the PQ2FADS-VR.
RTS (I) - Request To Send. This line is not connected in the PQ2FADS-VR.
CTS (O) - Clear To Send. This line is always asserted by the PQ2FADS-VR.
NOTE:
RS232 port 2 (SCC2) functionality is in conflict with ATM 16 bit UTOPIA bus
and Multi PHY UTOPIA bus. RS232 port 1 is in conflict with Multi PHY
UTOPIA bus. It is up to the user to determine the desired function on the shared
pins.
4.12.4 USB Port
The USB port resides on the PQ2FADS-VR and is driven by the USB port of the MPC8275 (Hip7
only) through SCC4. A dedicated USB transceiver - the PDIUSBP11 by PHILIPS is provided,
along with a tri-state buffer, separating this port from the MPC8275’s USB port, this to allow Port
disable option and off-board use of MPC8275 USB pins.
To correctly support the 2 speed modes of the USB, detachable pull-up resistors (3.3V) are
provided over D+ and D- lines of the USB, controlled by the USB_SPD bit of BCSR4. When
USB_SPD is in low-speed level (low) D- is pulled-up while D+ remains floating. When
USB_SPD bit is in high-speed level, D+ is being pulled-up and D- floats.
Also, 5V power will optionally be provided for the USB connector, controlled by USB_VCC0 in
BCSR4. When USB_VCC0 is driven low, a 5V supply will be connected to pin 1 of the USB
connectors.
NOTE:
The USB function is in conflict with ATM 16 bit UTOPIA bus and Fast Ethernet
MDC functions. It is up to the user to select the desired function on the shared
pins.
4.12.5 PC Parallel Port
A new feature to this board is the direct connection to a PC parallel port for the purpose of
debugger connection (CodeWarrior). An on-board logic is used to interface to the parallel port
and translate the signals to COP/JTAG format. The parallel port support both EPP and SPP modes
of the parallel port in a PC. The direct connection eliminates the need for an external command
converter. When connected to a PC’s parallel port, the parallel port connection has automatic
priority over the COP/JTAG connector interface.
4.13
Board Control & Status Register - BCSR
Most of the hardware options on the PQ2FADS-VR are controlled or monitored by the BCSR,
which is a 32 bit wide read / write register file. The BCSR is accessed via the PQ2s’ memory
controller (see
Table 4-5.
) and in fact includes 8 registers: BCSR0 to BCSR7. Since the minimum
block size for a CS region is 32KBytes and only A(27:29) lines are decoded by the BCSR for
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
PQ2FADSZURM MPC82xx Family Application Development System Users Manual
PQ2LXXX2MSP LOW POWER-LOSS VOLTAGE REGULATOR
PQ30RF11
PQ30
PQ30RV1B Positive Adjustable Voltage Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PQ2FADS-ZU 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 PQ2 FAMILY ADS-480 TBGA RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓:
PQ2L2152MSPQ 制造商:SHARP 制造商全稱(chēng):Sharp Electrionic Components 功能描述:2-Output Type Low Power-Loss Voltage Regulators
PQ2L2182MSPQ 功能描述:低壓差穩(wěn)壓器 - LDO Dual 1.8V and 2.5V 250mA/ch RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
PQ2L3152MSPQ 功能描述:低壓差穩(wěn)壓器 - LDO FixD2output 0.25A/ch Vo=3.3V/1.5V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
PQ2L3182MSPQ 功能描述:低壓差穩(wěn)壓器 - LDO Dual 1.8V and 3.3V 250mA/ch RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20