
PC-TEL, Inc.
48
1789N0DOCDAT01A-0399
PCT1789N DATA SHEET
303DL C
ONTROL
R
EGISTERS
!
PRELIMINARY
PRELIMINARY
Daisy-Chain Control
(Register 14, R/W)
Reset settings: 02h (serial mode 0,1)
Reset settings: 3Fh (serial mode 2)
Bit Definitions:
NSLV[2:0]
6
SSEL[1:0]
FSD
2
RPOL
1
DCE
0
7
5
4
3
Bits
Name
NSLV[2:0]
Description
Number of slave devices.
7:5
4:3
SSEL[1:0]
Slave device select.
2
FSD
Delayed frame sync control.
1 = Sets the number of SCLK periods between frame syncs to 16.
0 = Sets the number of SCLK periods between frame syncs to 32.
This bit MUST be set when 303DL devices are used as slaves. For the master
303DL, only serial mode 1 is allowed in this case.
Ring detect polarity.
1 = The FC/RGDT pin (operating as ring detect) is active-high.
0 = The FC/RGDT pin (operating as ring detect) is active-low.
Daisy-chain enable.
1 = Enables the 303DL to operate with slave devices on the same serial bus. The
FC/RGDT signal (pin 7) becomes the ring detect output and the RGDT/FSD sig-
nal (pin 15) becomes the delayed frame sync signal. Note that ALL other bits in
this register are ignored if DCE = 0.
1
RPOL
0
DCE
NSLV[2:0]
000
001
010
011
100
101
110
111
Description
0 slave devices. Simply redefines the FC/RGDT and RGDT/FSD pins.
1 slave device.
2 slave devices.
3 slave devices.
4 slave devices. For four or more slave devices, the FSD bit MUST be set.
5 slave devices.
6 slave devices.
7 slave devices.
SSEL[1:0]
00
01
10
11
Description
16-bit SDO receive data.
Reserved.
15-bit SDO receive data. LSB = 1 for the 303DL device.
15-bit SDO receive data. LSB = 0 for the 303DL device.