- 您現在的位置：買賣IC網 > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數資料
| 型號： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動柜員機AAL1特區(qū) |
| 文件頁數： | 57/159頁 |
| 文件大?。?/td> | 514K |
| 代理商： | MT90500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
MT90500
57
4.4
The RX_SAR Module
Figure 30 at the end of this section gives an overview of the processes explained below.
4.4.1
RX_SAR Overview
The RX_SAR block performs cell identification and reassembly functions on data moving from the Primary
UTOPIA Port (refer to Section 4.5) toward the TDM interface. The RX_SAR module receives cells from the
UTOPIA module, which has the capability of identifying cells as either CBR cells or non-CBR data cells. When
non-CBR data cells are received by the UTOPIA module, they are stored in a multi-cell circular buffer located in
external memory. When CBR cells are detected (AAL1, CBR-AAL5 or CBR-AAL0), they are processed and the
payload is extracted and stored in time slot-related circular buffers, the size of which can be individually
programmed by software on a per-VC basis.
The RX_SAR block supports AAL1-SDT, pointerless AAL1 structured data transfer (for ITU I.363.1 voiceband
signal transport) and AAL0 cell formats. CBR-AAL5 cells are treated as partially-filled AAL0. Single or multiple
(up to 122) TDM channels are supported per Virtual Circuit (specific VPI/VCI). On the receive side, the
MT90500 RX_SAR block has the ability to receive and process up to 1024 Virtual Circuits simultaneously (and
up to 1024 TDM channels at 64 kbps), resulting in a total of about 74 Mbps of bandwidth on the receive side. If
1024 TDM channels are used for full-duplex connections such as phone calls, the bandwidth will be ~74 Mbps
per direction.
The amount of external memory required for the handling of receive VCs is variable and is defined by the user.
The external memory requirements to support the RX_SAR are scalable and depend mainly on the number of
TDM channels that need to be received on the ATM link and the size of the receive circular buffer required to
compensate for latency and CDV (cell delay variation). As an example, the reception of 1024 simultaneous
Virtual Circuits, each representing a 64 kbps channel, each with a 128 ms buffer, requires external memory
capacity exceeding 1024 Kbytes (SRAM).
The RX_SAR module has no interface to the external pins. It has internal connections to the External Memory
Controller, the UTOPIA module, and the Microprocessor Interface. It also receives synchronization signals from
the TDM module. No fatal errors can be generated by the RX_SAR. Most of the registers associated with it are
targeted at network statistics and error monitoring.
4.4.2
RX_SAR Process
As explained in Section 4.5, detailing the operation of the UTOPIA module, cells received over the ATM link that
are intended for the RX_SAR are tagged and forwarded to the RX_SAR module. For the traffic tagged as CBR,
the RX_SAR then uses control information in the RX_SAR Control Structures to extract the payload data from
the received cell and store it into TDM channel RX Circular Buffers located in external memory. For the traffic
tagged as non-CBR data, the RX_SAR simply stores the whole cell, which is considered to be a raw AAL0 cell,
in a circular FIFO located at the address specified by the Receive Data Cell FIFO Base Address Register
(4020h). This will be explained further in Section 4.5.4. In addition, timing reference cells (which may carry
CBR traffic or non-CBR data) can also be received on the ATM side of the MT90500. As outlined more fully in
Section 4.5.3, the reception of these cells results in the generation of timing pulses used in Adaptive Clock
Recovery.
For each VC assigned to CBR traffic in reception, an RX_SAR Control Structure has to be set up and
maintained in external memory, as explained below.
相關PDF資料 |
PDF描述 |
|---|---|
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設備（基于通訊總線的系統與ATM網絡的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。