- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500 |
| 廠(chǎng)商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 36/159頁(yè) |
| 文件大小： | 514K |
| 代理商： | MT90500 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
36
4.1.4.2
External Memory to Internal Memory Control Structures
To know which internal frame buffer TDM channels need to be written (generally, only the TDM channels
scheduled for transmission on the TDM bus), the MT90500 uses control data from the External to Internal
Memory Control Structure. The External to Internal Memory Control Structure is located in external memory,
and is depicted in Figure 7. The control data in the External to Internal Memory Control Structure tells the
hardware where in external memory the receive data is located (Rx Circ. Buf. Address), the size of the Receive
Circular Buffer used, and to which TDM channel (TDM Channel #) this data must be written.
The External to Internal Memory Control Structure uses a 32-bit control word, as indicated below and in
Figure 7:
Bit<15> - V - Valid bit. If HIGH, indicates that this entry is valid, and the associated Receive Circular
Buffer is active. If an entry is not valid, it is simply bypassed and the next entry is read.
Bit<14> - D - Write-back Disable bit. If HIGH, the receive TDM data will be left unaltered in the Receive
Circular Buffer. If LOW, FFh will be written over each byte of the receive TDM data once it has been
transferred to the internal frame memory. (This has the effect of putting FFh - silence - on the TDM bus
if the Receive Circular Buffer underruns and the same byte is read again before new TDM output data is
written to the Receive Circular Buffer by the RX_SAR.)
Bit<13> - U - TDM read Underrun detection enable. If this bit is HIGH, and the External Memory to
Internal Memory Process tries to transfer a byte which has already been transferred, an underrun event
is detected and an interrupt may be generated. See registers 6000h, 6002h, 6046h and 6048h. This bit
(and TDM Read Underrun Detection circuit) work independently of the state of the ‘D’ bit. If this bit is
written low, TDM Read Underrun detection stops for this TDM channel on the present TDM frame.
Bits<12:11> - R - Not used.
Bits<10:0> - TDM Channel # - identifies a destination TDM channel number and stream
Bits<10:4> identify a TDM channel within a TDM stream. The channels are numbered from 0 to
127.
Bits<3:0> identify a TDM stream number, from 0 to 15 (corresponding to the ST[0:15] pins).
Rx Circ. Buff. Address and Size - indicates the Receive Circular Buffer address, and the size of the
Receive Circular Buffer (64, 128, 256, 512, or 1,024 bytes). The leading bits in the field, when appended
by a number of least-significant zeroes, indicate the Receive Circular Buffer address. The total number
of bits representing an address should be 21 bits. For example, for a 128-byte buffer, the 14-bit address
given in the structure will be appended by 7 zeroes, resulting in a 21-bit address.
It is important to consider this control structure when determining the location of Receive Circular Buffers in
external memory. Examining the configuration shown in Figure 7 on the next page, it can be seen that the
number of bits available to identify the address of Receive Circular Buffers differs depending on the size of the
buffer. Due to this restriction, it is essential that each buffer be located only on a boundary corresponding to the
size of the buffer (i.e. 64-byte buffers must be located on 64-byte boundaries, 128-byte buffers must be located
on 128-byte boundaries, and so on...).
Once all of the entries have been scanned, the internal frame memory is filled and the External Memory to
Internal Memory process terminates. If the process is still active four frames after being started, a “TDM Out of
Bandwidth Error” (found in the TDM Interface Status Register at 6002h) is generated.
The final step is for the MT90500 to drive the TDM data out on the TDM pins, ST[15:0]. Since not all time slots
are designated as outputs, separate Output Enable Registers located at addresses 7000 + 2N (N = 0, 1, ...,
127) are used for individual time slot output enable control. In addition, the GENOE bit in the TDM Interface
Control Register at 6000h must be set HIGH to enable the general Internal Memory to TDM Output Process
(see Section 4.1.2.3 for more details).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。