
MT90500
107
FREERUN
12:11
R/W
Clock Failure Detection - FREERUN Signal Control
00 -> FREERUN is always activated (FREERUN pin is HIGH)
01 -> FREERUN is activated when status bit REFFAIL (in the Clock Module General
Status Register at 6082h) is ‘1’. In the event of REF8KCLK clock failure, it is the software’s
responsibility to change the programming from “01” to “00” before clearing the REFFAIL
status bit.
1X -> FREERUN is always deactivated (FREERUN pin is LOW)
Reserved
15:13
R/W
Reserved. Should be written as “000”.
Refer to Figure 3, “TDM Clock Selection and Generation Logic,” on page 29 for more detailed information regarding the implementation of the
selection bits.
Table 62 - Master Clock / CLKx2 Division Factor
Address: 6092 (Hex)
Label: MCDF
Reset Value: 2000 (Hex)
Label
Bit Position
Type
Description
DIVCLK
13:0
R/W
This value plus two is used to divide MCLK or CLKx2 to get an 8 kHz reference. Value
0000h means divide-by-two, 0001h means divide-by-three, ..., 3FFEh means divide-by-
16,384.
Reserved
15:14
R/W
Reserved. Should be written as “00”.
Table 63 - Timing Reference Processing Control Register
Address: 60A0 (Hex)
Label: TRPCR
Reset Value: 0001 (Hex)
Label
Bit
Position
Type
Description
Time-out
9:0
R/W
This value is used to indicate a time-out period, after which if no timing reference cells or
markers have been received, a Loss of Timing Reference Cells (LOSS_TIMRF in 6082h)
event will be indicated. The time-out period is calculated in multiples of 65536 MCLK
periods. “00_0000_0000” is an illegal value (i.e. time-out is a minimum of 65536 cycles of
MCLK).
Cell / 8 kHz
10
R/W
When ‘0’, indicates that clock recovery is based on Timing Reference Cell arrival events.
When ‘1’, indicates that clock recovery is based on 8 kHz marker arrival events.
Seq_CRC_Ena
11
R/W
When ‘1’, enable CRC and parity checking on AAL1 sequence number field in state
machine. See Figure 31 on page 70.
Reserved
15:12
R/W
Reserved. Should be written as “0000”.
Table 61 - Master Clock Generation Control Register
Address: 6090 (Hex)
Label: MCGCR
Reset Value: 00C0 (Hex)
Label
Bit Position
Type
Description