參數(shù)資料
型號(hào): MT90500
廠商: Mitel Networks Corporation
英文描述: Multi-Channel ATM AAL1 SAR
中文描述: 多通道自動(dòng)柜員機(jī)AAL1特區(qū)
文件頁(yè)數(shù): 145/159頁(yè)
文件大?。?/td> 514K
代理商: MT90500
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)當(dāng)前第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
145
7.3
TDM Clock Recovery Applications
7.3.1
General
By the nature of its function - carrying isochronous traffic over Asynchronous Transfer Mode networks - the
MT90500 is used in applications which require some level of synchronization of the TDM clocks at the two ends
of the link. Further, these applications often require the transfer, or recovery, of the isochronous TDM timing
using the ATM link. There are several approaches to TDM clock synchronization, both standardized and not-
standardized. These clock synchronization methods include:
plesiochronous - where the ATM link is not required to carry timing information, as the timing at both
ends is obtained from plesiochronous trunks (perhaps separate public TDM network trunks);
synchronous, or physical layer - where the timing for both ends is derived from the ATM physical link
clock;
adaptive - where timing is carried end-to-end via the ATM cell stream;
SRTS - a standardized method where timing is carried via time stamps in the ATM cell stream,
against the ATM physical link clock;
freerun - where no clock synchronization is used at all.
The choice of clock synchronization method is dependent upon the application. Most standards documents
which deal with this issue specify that the recovered clock should be synchronized to the most accurate clock
available. The ITU-T Recommendation I.363.1 provides some guidance on these issues; see the “Convergence
Sublayer” section, especially “Source clock frequency recovery method,” and Appendix II. The reader is also
directed to the Mitel Semiconductor Application Note in this topic.
7.3.2
SRTS Clock Recovery Considerations
The SRTS (Synchronous Residual Time Stamp) method uses the CSI bit in the AAL1 byte to carry time stamp
information over the ATM data link. Figure 70 shows a generic SRTS application. At the source end, the RTS
(Residual Time Stamp) is generated by comparing a divided-down ATM network clock f
nx
to a TDM service
clock f
s
. (The TDM service clock f
s
is generated internally to the MT90500.) The RTS is transmitted, once every
8-cell sequence, to the far end. Using the common ATM network clock (synchronous f
nx
) and the RTS, the far
end can recover the TDM clock. Implementation details are given in Section 4.6.2, “SRTS Clock Recovery
Description,” on page 72.
Note that in order to implement SRTS clock recovery properly, both the timing source and the far end node
must share a common reference ATM network clock. If a different ATM network clock is present at either end,
the recovered TDM clocks will be inaccurate in proportion to the difference in the two ATM network clocks.
Where the ATM network clocks are not synchronous, or where it is not known if the ATM network clocks are
synchronous, adaptive clock recovery can often be used.
Since the MT90500 is a backplane device, it must work with a fixed clock rate of 2.048 MHz, 4.096 MHz or
8.192 MHz, rather than the Service Clock rate carried by the SRTS link, as given in ITU-T Recommendation
I.363.1. The SRTS Transmit Divider (see Figure 33) constructs the Service Clock from the TDM bus clocks.
Due to internal sampling in the MT90500, there are certain values of TDM-channels-per-VC that are not
recommended for the VC carrying the SRTS information. These are listed in Table 101. If a clock slower than
60 MHz is being used for MCLK, the designer should note that FNXI must be less than one-third the rate of
MCLK.
Table 101 - Recommended TDM Channel Numbers for SRTS VCs
Number of TDM Channels Carried by the SRTS VC
Recommended
1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 16, 20, 24, 25, 30, 32, 40, 45, 48, 50, 60, 64,
75, 80, 90, 96
7, 9, 11, 13, 14, 17, 18, 21, 23, 28, 36, 51, 85
19, 22, 26, 27, 29, 31, 33, 34, 35, 37, 38, 39, 41, 42, 43, 44, 46, 47, 49, 52,
53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74,
76, 77, 78, 79, 81, 82, 83, 84, 86, 87, 88, 89, 91, 92, 93, 94, 95
Reduced Accuracy
Not Recommended
相關(guān)PDF資料
PDF描述
MT90500AL Multi-Channel ATM AAL1 SAR
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備(基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90733 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: