參數(shù)資料
型號： MPC5125YVN400
廠商： Freescale Semiconductor
文件頁數(shù)： 41/94頁
文件大?。?/td> 0K
描述： IC MCU 32BIT E300 324TEPBGA
標準包裝： 60
系列： MPC51xx
核心處理器： e300
芯體尺寸： 32-位
速度： 400MHz
連通性： CAN，EBI/EMI，以太網，I²C，USB OTG
外圍設備： DMA，WDT
輸入/輸出數(shù)： 64
程序存儲器類型： ROMless
RAM 容量： 32K x 8
電壓 - 電源 (Vcc/Vdd)： 1.08 V ~ 3.6 V
振蕩器型： 外部
工作溫度： -40°C ~ 125°C
封裝/外殼： 324-BBGA
包裝： 托盤
MPC5125 Microcontroller Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
46
4.2.3
System PLL Electrical Characteristics
4.2.4
e300 Core PLL Electrical Characteristics
The internal clocking of the e300 core is generated from and synchronized to the system clock by means of a voltage-controlled
core PLL.
Table 15. System PLL Specifications
Characteristic
Sym
Min
Typical
Max
Unit
SpecID
Sys PLL input clock frequency1
NOTES:
1 The SYS_XTAL frequency and PLL configuration bits must be chosen such that the resulting system frequency, CPU (core)
frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.
fsys_xtal
16
33.3
67
MHz
O3.1
Sys PLL input clock jitter2
2 This represents total input jitter — short term and long term combined. Two different types of jitter can exist on the input to
CORE_SYSCLK, systemic and true random jitter. True random jitter is rejected. Systemic jitter is passed into and through the
PLL to the internal clock circuitry.
tjitter
—
10
ps
O3.2
Sys PLL VCO frequency1
fVCOsys
400
—
800
MHz
O3.3
Sys PLL VCO output jitter (Dj), peak to peak / cycle
fVCOjitterDj
—
40
ps
O3.4
Sys PLL VCO output jitter (Rj), RMS 1 sigma
fVCOjitterRj
—
12
ps
O3.5
Sys PLL relock time — after power up3
3 PLL-relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE_SYSCLK are reached
during the power-on reset sequence.
tlock1
—
200
s
O3.6
Sys PLL relock time — when power was on4
4 PLL-relock time is the maximum amount of time required for the PLL lock after the PLL has been disabled and subsequently
re-enabled during sleep modes.
tlock2
—
170
s
O3.7
Table 16. e300 PLL Specifications
Characteristic
Sym
Min
Typical
Max
Unit
SpecID
e300 frequency1, 2
NOTES:
1 The frequency and e300 PLL configuration bits must be chosen such that the resulting system frequencies, CPU (core)
frequency, and e300 PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies in
2
The following hard-coded relationship exists between fcore and fVCOcore: (fcore = fVCOcore).
fcore
200
—
400
MHz
O4.1
e300 PLL VCO frequency1
fVCOcore
400
—
800
MHz
O4.3
e300 PLL input clock frequency
fCSB_CLK
50
—
200
MHz
O4.4
e300 PLL input clock cycle time
tCSB_CLK
5
—
20
ns
O4.5
e300 PLL relock time3
3 PLL-relock time is the maximum amount of time required for the PLL lock after a stable V
DD and CORE_SYSCLK are reached
during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently
re-enabled during sleep modes.
tlock
—
200
s
O4.6
相關PDF資料
PDF描述
MPC533CVR40 IC MPU 512K FLASH 40MHZ 388-PBGA
MPC535CZP40 IC MCU 1M FLASH 40MHZ 388-BGA
MPC5534MVM80 MCU 1MB FLASH 80MHZ 208MAPBGA
MPC5553MVR132 MCU 1.5MB FLASH 132MHZ 416-PBGA
MPC555LFMZP40 IC MCU 32BIT 40MHZ 272-BGA
相關代理商/技術參數(shù)
參數(shù)描述
MPC5125YVN400 制造商:Freescale Semiconductor 功能描述:ICMICROPROCESSOR32-BITCMOSPBGA324PI
MPC5125YVN400R 制造商:Freescale Semiconductor 功能描述:POWERPC EMBEDDED SOC - Tape and Reel
MPC5200 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC5200B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200B_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM / DDR Memory Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*