- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98012 > MC68HC05JB4DWR2 (MOTOROLA INC) 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05JB4DWR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 78/134頁 |
| 文件大?。?/td> | 1305K |
| 代理商： | MC68HC05JB4DWR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁
GENERAL RELEASE SPECIFICATION
February 24, 1999
MOTOROLA
INPUT/OUTPUT PORTS
MC68HC05JB4
7-2
REV 2
7.2
PORT-A
Port-A is an 8-bit bi-directional port. The port-A data register is at $0000 and the
data direction register (DDRA) is at $0004. Reset does not affect the data regis-
ters, but clears the data direction registers, thereby returning the port pins to
inputs. Writing a ‘1’ to a DDR bit sets the corresponding port bit to output mode.
Each pin in Port-A has an internal pull-up resistor (50k
typical) which can be
individually enabled by writing a ‘1’ to the corresponding bit in the Port-A pull-up
control register at location $0010. PA0 to PA4 have built-in schmitt triggered input
to improve noise immunity.
PA5 to PA7 port pins each has built in high current drive (10mA sink typical) for
direct LED drive. In addition, PA6 and PA7 each has optional 25mA drive which
can be enabled by Mask Option. To minimize EME (Electro-Magnetic Emission)
noise, PA6 and PA7 has slow output transition which can be enabled by writing a
‘1’ to bit-7 of the Port-B data direction register at location $0005.
PA0 to PA3 and PA4 can be used to generate IRQ and IRQ2 interrupts respec-
tively. PA0 to PA3 and PA4 cannot generate interrupts via IRQ and IRQ2 if these
port pins are congured as output pins.
If the pull-up device is enabled and the port pin is congured as output, the output
port becomes an open-drain output with 50k
pull-up.
NOTE
Enabling or disabling the SLOW edge function on PA6 and PA7 does not change
the pin conguration. Reading from an output pin will return the content of the
data register.
7.2.1 Port-A Data Register
Port-A PURX
Port-A DDRX
Pin Configuration
0
Input
0
1
Output Push/Pull
1
0
Input with 50k pull-up
1
Open-drain Output with 50k pull-up
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
PTA
R
PA7
PA6
PA5
PA4
PA3
PA2
PA1
PA0
$0000
W
reset:
00000000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705JB4DWR2 | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05L11PU | 8-BIT, MROM, 3.69 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05P7P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05SB7 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705SB7 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05JJ6 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDWE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CPE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。