- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 74/264頁 |
| 文件大小： | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
5–2
MOTOROLA
is converted to a digital word in the
Σ
–
(sigma–delta) ADC (analog–to–digital converter). After
filter-
ing, an adaptively generated replica of the transmitted signal, calculated by the echo canceller, is sub-
tracted from the combined signal leaving only the far–end signal. In addition, phase distortion present
in the far–end signal is corrected by the DFE. The resulting four–level signal is decoded by the slicer
to produce a 160 kbps data stream. Timing information is also recovered from the far–end signal. The
Superframe Deframer descrambles and disassembles the received superframes and passes the
received 2B+D data through a three IDL frame deep FIFO to the IDL interface, where it is available at
the Dout pin of the time division multiplexed data interface.
The MC145572 permits the designer to select one of three options for control of the device and access
to its register set. When operating in MCU mode, the MC145572 can be configured for either SCP
or PCP mode of operation. In SCP mode, control and status of the device is handled via the SCP,
a standard four–wire serial microcontroller interface. In PCP mode, the MC145572 is configured to
provide an eight–bit wide data port with a chip select and read/write pin. In either case, the internal
register set of the MC145572 gives an external microcontroller access to the 4 kbps Maintenance
channel provided across the U–interface.
When the MC145572 is configured for GCI mode, the C/I channel of the GCI interface is used for
control and status messages. The GCI Monitor channel is used to send and receive Maintenance
channel messages. The Monitor channel also permits the internal registers of the MC145572 to be
read from or written to, if it is desired to bypass the normal operation of the GCI interface.
The eoc portion of the M channel can be handled automatically with the internal Automatic eoc Pro-
cessor. In addition, activation and deactivation of the MC145572 is handled by an Automatic Activation
Controller.
The MC145572 requires a single 20.48000 MHz pullable crystal connected between the XTALin and
XTALout pins. No other external components are required for the crystal oscillator. Internal crystal
pulling circuitry adjusts the crystal frequency in both LT and NT modes of operation.
Detailed descriptions of the various interfaces and user accessible sections are provided in this
chapter.
After either a hardware or software reset, the MC145572 maintains basic pin function and register
compatibility with the MC14LC5472 U–interface transceiver when configured for MCU mode and using
the SCP interface. There are differences between MC14LC5472 and MC145572 in exact signal re-
quirements and outputs for these pins.
Most software written for MC14LC5472 will operate MC145572 without requiring any modifications.
The MC145572 has an extended register set which provides access to the on–chip timeslot assigner,
I/O pin configuration bits, D channel, and internal parameters of the device. The extended registers
are accessed by setting bits in Register BR10 that were reserved bits for MC14LC5472. The new
registers then overlay the original registers and are referred to in this document as Overlay registers
OR0 through OR9, OR12, and OR13. Register BR10 is common to both register sets, permitting soft-
ware to switch between the basic register set and the overlay register set, as required. Tables 4–1,
4–2, and 4–3 detail the register set of MC145527. See Chapter 4,
Register Description,
for details
on the register set.
Tables 5–1 and 5–2 contain the MC145572 pin function charts. The MC145572 requires a line interface
transformer having a turns ratio of 1:1.25 where the 1.25 is on the tip and ring side of the transformer.
The MC14LC5472 used a line interface transformer having a 1:2 turns ratio.
When operated in MCU mode with the SCP, MC145572 has clock outputs enabled on 15.36 CLKOUT
and BUFXTAL pins after a hardware or software reset. On MC14LC5472, these clocks were disabled
after a hardware or software reset. Due to this change, the function of bits BR15A(b2, b1) have changed
in MC145572. In MC14LC5472, these two bits enabled 15.36 CLKOUT and BUFXTAL outputs, respec-
tively; when set to 1. In MC145572, these bits are reserved and writing a 1 to either of these bits
to enable a clock, leaves the clock(s) enabled. To disable one or both of these clocks, software must
set either bit b2 or bit b1 in Overlay register OR9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡(luò)終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。