- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 119/264頁 |
| 文件大小： | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁當(dāng)前第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
7–3
MOTOROLA
ANSI T1.601–1992 indicates that data transparency may occur during the last superframe having its
act
bit equal to 0 or during the first superframe having its
act
bit equal to 1.
In the NT mode of operation, the M4
dea
bit is checked for a 0 and the logical OR of Verified
dea
,
BR3(b1), and deactivation Request, NR2(b2), ensures that the NT U–interface transceiver deactivates
in a controlled manner and will reactivate in warm start mode on a subsequent activation attempt.
An interrupt is generated when BR1 is updated, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 0,1 is the dual consecutive mode of operation. BR1 is updated when the Superframe
Deframer detects that an M4 subchannel bit has changed state and has remained in that state for
two consecutive superframes and Superframe Sync, NR2(b1), is set to a 1. An interrupt is generated
at this time, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 1,0 is the delta mode of operation. The M4 channel register is updated with new
M4 channel data whenever any single bit changes between received M4 frames. An interrupt is gener-
ated at this time, if Enable IRQ1, NR4(b1), is set to a 1.
M4 Control mode 1,1 updates the M4 channel register BR1 on every received superframe. In this
mode, the Superframe Deframer does not check for a change in data between received M4 frames.
An interrupt is generated at this time, if Enable IRQ1, NR4(b1), is set to a 1.
The M5 and M6 channels operate in the same modes as the M4 channel bits, except for the automatic
verification mode. The received M5 and M6 data from the Superframe Deframer is available in BR2.
See BR9 for details on the operating modes of the M5 and M6 channels. These channels are configured
as a pair. An interrupt is generated when BR2 is updated and Enable IRQ0, NR4(b0), is set to a 1.
As defined by ANSI T1.601–1992, these are reserved maintenance channels and should be initialized
to 1s. The M5 and M6 maintenance channels are available for proprietary applications which do not
have to comply with ANSI T1.601.
febe
nebe
The MC145572 has extensive
febe
and
nebe
maintenance capabilities. The state of the received
computed
nebe
and of the received
febe
is available through the register interface. Also, two indepen-
dent
febe
and
nebe
counters are available for performance monitoring purposes.
The received
febe
from the last completed superframe is available in Received
febe
, BR3(b4). It
is updated at the end of each superframe when both Superframe Sync and Linkup, NR1(b3, b1), are
set to a 1.
The
febe
/
nebe
Control bit, BR9(b1), controls operation of the transmitted
febe
status bit. When
BR9(b1) is set to a 1, the transmitted
febe
bit is set to whatever is set in the
febe
input, BR2(b4).
When BR9(b1) is reset to a 0, the transmitted
febe
is set active, if the computed
nebe
is active or
if
febe
input, BR2(b4), is active. In this case, “active” means 0. BR9(b1) reset to 0 is the normal mode
of operation and no intervention is required by an external MCU for the MC145572 to send the outgo-
ing
febe
bit.
In NT and LT mode operation when BR9(b1) is set to a 1, BR2(b4) must be cleared to a 0 at the
end of reception of basic frame 8 when it is desired to force an outgoing
febe
. BR2(b4) must be
set to a 1 at the end of reception of basic frame 8 when no outgoing
febe
is required. Software should
always configure BR2(b4) for the correct outgoing
febe
once each superframe. In digital loop carrier
applications, this guarantees that there will be a one–to–one correspondence between the
febe
status received from the digital carrier system and the
febe
transmitted on the U–interface. The
febe
is transmitted at the end of basic frame 2. See Figure 7–1 and
Section 7.7
for interrupt timing
information.
The computed
nebe
of the last completed superframe is available in Computed
nebe
, BR3(b3). This
bit is set or cleared as a result of a
crc
of the last superframe received. This bit is updated at the
end of each superframe. The Computed
nebe
is reset to a 0 when a
crc
error is detected, and is
set to a 1 when no
crc
error is detected. When either Superframe Sync or Linkup, NR1(b3, b1), are
reset to a 0, the Computed
nebe
bit is forced to a 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡(luò)終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。