- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 118/264頁 |
| 文件大?。?/td> | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁當前第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
7–2
MOTOROLA
The eoc subchannel can operate in one of three modes. The eoc register, R6, can be updated and
an interrupt generated on every received eoc frame, and on a successful trinal–check of a new eoc
frame. This applies to the NT and LT modes of operation. In NT mode, the MC145572 also provides
an Automatic eoc Processor for automatic decoding and response to the ANSI T1.601–1992 eoc mes-
sages. The R6 update occurs only when Superframe Sync, NR2(b1), has been detected and set to
a 1. When the microcontroller writes to eoc register R6, the new eoc word is loaded into the Superframe
Framer on the next eoc frame boundary, assuming the automatic eoc mode is not enabled. These
modes are selected by eoc Control 1 and eoc Control 0, BR9(b7:b6).
In Trinal–Check mode, R6 is updated when three consecutively received eoc frames are the same.
When the automatic eoc mode with trinal–check has been selected and the U–interface transceiver
is operating as an NT, the decoded eoc is acted on when a valid trinal–check has occurred and R6
is updated.
R6 can be configured to update on every eoc frame by setting eoc Control 1 and eoc Control 0,
BR9(b7:b6), each to a 1. The update occurs every 6 ms, even if no change has been detected between
eoc frames. This mode must be used for proprietary and non–ISDN basic rate applications.
CAUTION
Read text in
Section 4.4.10
concerning Trinal–Check mode very carefully.
R6 is updated in all modes of operation. This permits an external microcontroller to monitor eoc mes-
sages when the Automatic eoc Processor is enabled in NT mode. R6 is updated at the mid–point
or at the end of a superframe.
Regardless of the mode of operation, an update of R6 generates an interrupt whenever Enable IRQ2,
NR4(b2), is set to a 1.
The M4 subchannel operates in one of four modes set in BR9(b5:b4). The received M4 data from the
Superframe Deframer is available in BR1. The transmitted M4 subchannel data is written to Byte reg-
ister BR0. See BR9 in
Section 4.4.10
and Verified
act
and Verified
dea
, BR3(b2:b1), in
Sec-
tion 4.4.4
for more details on the M4 channel register operations. When set to a 1, the M4 Trinal Mode
bit, OR7(b0), configures the M4
uoa
,
sai
,
dea
, and
act
bits to be updated after a trinal–check. See
descriptions for BR0, BR9, and OR7 for more details.
M4 Control mode 0,0 is the dual consecutive mode of operation with automatic verification of the M4
act
bit in LT and NT modes and automatic verification of the M4
dea
bit in NT mode. In this mode,
once Superframe Sync, NR2(b1), is set to a 1, BR1 and Verified
act
, BR3(b2), are updated when the
Superframe Deframer detects that an M4 channel bit has changed state and has remained in that
state for two consecutive superframes. The M4 maintenance subchannel bits
act
,
dea
,
sai
, and
uoa
can be configured for trinal–checking by setting OR7(b0) to a 1.
When OR7(b0) is set to a 1, the received M4 bit positions in BR1 corresponding to
act
,
dea
,
sai
,
and
uoa
are updated on a trinal–check regardless of the programmed M4 Control bits in BR9(b5, b4).
The remaining bits in BR1 are updated according to the programmed M4 Control bits in BR9(b5, b4).
Note that the Verified
act
/
dea
mode BR9(b5, b4) = 0,0 operates on trinal–checked M4
act
and
dea
bits when OR7(b0) is a 1. See Table 4–7 and
Sections 4.4.10
and
4.5.8
.
In either the LT or NT modes of operation, customer data transparency is achieved by the logical OR
of Verified
act
, BR3(b3), and Customer Enable, NR2(b0). This means when the received M4
act
bit
is a 1 and the M4 channel is configured in the Verified
act
/
dea
mode, data transparency is automati-
cally enabled. If the Verified
act
/
dea
mode is not enabled, Customer Enable, NR2(b0), must be set
to a 1 to permit transmission of 2B+D data onto the U–interface.
When Customer Enable, NR2(b0), is set to a 1, data transparency occurs on the next IDL frame
boundary, not the next superframe boundary. The recommended procedure is for firmware in NT1 to
assert the
act
bit, BR0(b7), to a 1 after it has determined that NT1 is ready for layer two transmission.
This should be immediately followed by setting Customer Enable, NR2(b0), to a 1. Section 6.4.6.6 of
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡(luò)終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。