- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371016 > MC145572 (Motorola, Inc.) ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | MC145572 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN U-Interface Transceiver(ISDN U接口收發(fā)器) |
| 中文描述： | 綜合業(yè)務數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務數(shù)字網(wǎng)ü接口收發(fā)器） |
| 文件頁數(shù)： | 114/264頁 |
| 文件大小： | 2832K |
| 代理商： | MC145572 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
6–4
MOTOROLA
After the MC145572 ends transmission of SN1 it waits up to 480 ms for LT to transmit a signal, SL1 or
SL2. The MC145572 then recovers timing information and transmits SN2. When full duplex operation
has been achieved, bits NR1(b3, b1, b0) are each set to a 1 and SN3 is enabled for transmission. SN3
is transmitted with only the maintenance channel bits active until transparent 2B+D transmission is
enabled by setting Customer Enable (NR2(b0)) to a 1, or the M4 channel
act
bit has been received
when the MC145572 is configured for the Verified
act
mode. See BR9(b5,b4) for more about Verified
act.
If SN3 is not reached within 15 seconds, activation is automatically aborted, Error Indication (NR1(b2))
is set to a 1, and bits NR1(b3, b1, b0) are each reset to a 0. The 15–second activation timer is started
when Activation in Progress (NR1(b0)) is set to a 1. The Activation Request bit (NR2(b3)) is internally
reset to a 0 when Activation in Progress (NR1(b0)) is set to a 1.
LT mode activation initiation is accomplished by setting Activation Request (NR2(b3)) to a 1. The LT
initiates activation of the U–interface by transmitting TL for a period of two frames (3 ms) toward NT.
At this time, the LT U–interface transceiver also sets Activation in Progress (NR1(b0)) to a 1. After
LT stops sending TL, the NT transmits TN and SN1 and trains its echo cancellers. The LT then waits
for loss of the far–end signals, TN and SN1.
Loss of TN and SN1 reception is immediately followed by the LT transmission of SL1, while the LT
end echo cancellers are trained. From Figure 6–1, it can be seen that the LT transceiver has a period
of time during activation where the NT end is guaranteed to be quiet. This is to permit the MC145572
to train its echo cancellers during the transmission of SL1 and part of SL2. During SL2, the MC145572
looks for a far–end signal. The MC145572 then recovers timing information and trains for full duplex
operation. When full duplex operation has been achieved, NR1(b3, b1, b0) are each set to a 1 and
SL3 is transmitted with the M channel bits active. The 2B+D channels become active when Customer
Enable (NR2(b0)) is set to a 1.
If activation continues for more than 15 seconds it is aborted, Error Indication (NR1(b2)) is set to a
1, and bits NR1(b3,b1,b0) are each reset to a 0. The 15–second activation timer is started when Activa-
tion in Progress (NR1(b0)) is set to a 1. Activation Request (NR2(b3)) is internally reset to a 0 when
Activation in Progress (NR1(b0)) is set to a 1.
The Linkup status bit (NR1(b3)) is used to signify that the loop is active. With MC145572 configured
as an NT, this corresponds to NT transmitting SN3 and receiving SL3. With MC145572 configured
as an LT, this corresponds to LT transmitting SL3 and receiving SN3. When the U–interface is fully
active, Superframe Sync (NR1(b1)) and Linkup (NR1(b3)) are set to a 1.
When the LT U–interface transceiver is activated and ready to pass 2B+D data, the M4 channel
act
bit should be set per ANSI T1.601–1992. This is done by setting BR0(b7) to a 1. Also, it is required
that Customer Enable (NR1(b0)) be set to a 1 when the M4 channel verified
act
/
dea
mode is not
enabled. This must be done after activation from the receive RESET state. Refer to
Section 4.4.10
,
for more details on Verified
act
/
dea
and control of M4 channel bits.
Whenever the MC145572 detects loss of Superframe Synchronization, NR1 becomes $8 and an in-
terrupt is generated if enabled. This indicates that loss of Superframe Synchronization has been
detected. When Superframe Synchronization is lost for more than 480 ms, MC145572 always deac-
tivates and sets NR1 = $4 error indication, and issues an interrupt if enabled. When the error condition
causing loss of Superframe Synchronization goes away before 480 ms has elapsed, NR1 returns to
$B and an interrupt is generated if enabled. It is not necessary to set Customer Enable (NR2(b0)) to
a 1 when NR1 returns to $B.
The MC145572 continually monitors the error on its recovered signal. If the internally monitored error
rate becomes too large, MC145572 loses data transparency and NR1 changes to $A or $8 and issues
an interrupt. Note that loss of Superframe Synchronization always means that data transparency is
lost, but loss of data transparency does not always mean that Superframe Synchronization is lost.
Also, note that loss of signal always means that Superframe Synchronization is lost. There is no time
相關PDF資料 |
PDF描述 |
|---|---|
| MC145576 | ISDN NT1(ISDN 網(wǎng)絡終端) |
| MC14557BCL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BFEL | 1-to-64 Bit Variable Length Shift Register |
| MC14557BDWR2 | RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85% |
| MC14557 | 1-to-64 Bit Variable Length Shift Register |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145572AAC | 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572ACR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AEI | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述: |
| MC145572AFN | 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145572APB | 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。