參數(shù)資料
型號： MC145572
廠商： Motorola, Inc.
英文描述： ISDN U-Interface Transceiver(ISDN U接口收發(fā)器)
中文描述： 綜合業(yè)務(wù)數(shù)字網(wǎng)U型接口收發(fā)器（綜合業(yè)務(wù)數(shù)字網(wǎng)ü接口收發(fā)器）
文件頁數(shù)： 120/264頁
文件大?。?/td> 2832K
代理商： MC145572
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁
MC145572
7–4
MOTOROLA
The current
febe
count is maintained in BR4. The count in BR4 is incremented only when the re-
ceived
febe
bit is detected active (0) at the end of the superframe. When OR7(b1) is a 0, the
febe
counter does not wrap around when the count reaches $FF. When OR7(b1) is a 1, the
febe
counter
wraps around and continues counting from 0. Also, BR4 should be reset to 00 after Linkup is detected
during activation. This is done by the external microcontroller writing 00 to BR4. The count is increm-
ented when both Superframe Sync and Linkup in NR1(b1, b3) are set to a 1 and the received
febe
bit is a 0. Received
febe
is available in BR3(b4) and is a 0 when active.
The current
nebe
count is maintained in BR5. The count in BR5 is incremented only when the Com-
puted
nebe
bit is detected active (0) at the end of the superframe. The count is also incremented
once per superframe during loss of synchronization, i.e., if Superframe Sync, NR2(b1), drops to a
0 when Linkup, NR2(b3), is set to a 1. When OR7(b1) is a 0, the
nebe
counter does not wrap around
when the count reaches $FF. When OR7(b1) is a 1, the
nebe
counter wraps around and continues
counting from 0. Also, BR5 should be reset to 00 after Linkup is detected during activation. This is
done by the external microcontroller writing 00 to BR5. The count is incremented when both Super-
frame Sync and Linkup in NR1(b1, b3) are set to a 1 and when an error is detected in the received
crc
. A Computed
nebe
is active when the received
crc
does not exactly match the calculated
crc
on the received superframe data. The Computed
nebe
is available in BR3(b3) and is a 0 when a
crc
error has been detected.
crc
The MC145572 provides a mechanism where the outgoing
crc
can be corrupted. The transmitted
crc
is corrupted when BR8(b3) is set to a 1. The
crc
corruption is accomplished by inverting the
transmitted
crc
bits. See Table 7–1. The next two paragraphs are of particular interest to designers
of digital loop carrier system LULT and LUNT type line cards.
In NT mode operation, when it is desired to corrupt the outgoing
crc
, BR8(b3) should be set at the
end of reception of basic frame 4 and must be cleared at the end of reception of basic frame 8. This
inverts the outgoing
crc
in transmitted basic frames 4, 5, 6, and 7 of the current transmitted super-
frame. See Figure 7–2. When
crc
Corrupt mode, OR7(b2), is set to a 1, it is not necessary to clear
BR8(b3), since it is cleared automatically at the end of the transmitted superframe. This guarantees
that the corrupt
crc
will be transmitted only in the current superframe and that there will be a one–to–
one correspondence between the corrupt
crc
status received from a digital carrier system and the
corrupt
crc
transmitted on the U–interface. See
Section 7.7.
In LT mode operation, when it is desired to corrupt the outgoing
crc
, BR8(b3) should be set at the
end of reception of basic frame 8 and must be cleared at the end of reception of basic frame 8. This
inverts the outgoing
crc
in transmitted basic frames 1 through 8 of the current transmitted super-
frame. See Figure 7–3. When
crc
Corrupt mode, OR7(b2), is set to a 1, it is not necessary to clear
BR8(b3), since it is cleared automatically at the end of the transmitted superframe. This guarantees
that the corrupt
crc
will be transmitted only in the current superframe and that there will be a one–to–
one correspondence between the corrupt
crc
status received from a digital carrier system and the
corrupt
crc
transmitted on the U–interface. See
Section 7.7.
Table 7–1. Transmitted
crc
Configuration
ááááááááááááááááááááááááááá
ááááááááááááááááááááááááááá
ááááááááááááááááááááááááááá
á
á
áááááááááááááááááááááááááá
ááááááááááááááááááááááááááá
BR8(b3)
á
OR9(b2)
á
Effect on Transmitted
crc
ááá
ááá
0
ááá
ááá
X
No effect, transmitted
crc
is a good
crc
and far–end transceiver receives
á
á
Transmitted
crc
is corrupted only until the end of the current U–interface
returned to a 0 to stop the transmission of bad
crc
s.
á
á
Transmitted
crc
is continuously corrupted by inverting the
crc
symbols.
This causes the far–end transceiver to detect
crc
errors. BR8(b3) must be
1
1
相關(guān)PDF資料
PDF描述
MC145576 ISDN NT1(ISDN 網(wǎng)絡(luò)終端)
MC14557BCL 1-to-64 Bit Variable Length Shift Register
MC14557BFEL 1-to-64 Bit Variable Length Shift Register
MC14557BDWR2 RJZ Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 12V; Power: 2W; 2W Single and Dual Outputs in DIP 14; 3kVDC and 4kVDC Isolation; Optional Continuous Short Circuit Protected; Custom Solutions Available; UL94V-0 Package Material; Efficiency up to 85%
MC14557 1-to-64 Bit Variable Length Shift Register
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145572AAC 功能描述:IC TRANSCEIVER ISDN 44-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145572ACR2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AEI 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Freescale Semiconductor 功能描述:
MC145572AFN 功能描述:IC TRANSCEIVER ISDN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145572APB 功能描述:IC ISDN INTERFACE TXCVER 44-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*