參數(shù)資料
型號(hào): MB86965A
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 30/76頁(yè)
文件大?。?/td> 394K
代理商: MB86965A
MB86965
36
Table 24. Receive Packet Header Condition
CONDITION
N/A
(bit 7)
NA
(bit 6)
GOOD
PKT
(bit 5)
RMT
0900H
(bit 4)
SHORT
PKT ERR
(bit 3)
ALIGN
ERR
(bit 2)
CRC
ERR
(bit 1)
NA
(bit 0)
GOOD PACKET
0
1
X
GOOD PACKET
WITH TYPE=0900H
0
1
X
SHORT ERROR
PACKET
0
1
ALIGNMENT
ERROR PACKET
0
1
CRC PACKET
ERROR
0
1
RECEIVE BUFFER
OVERFLOW ERROR
0
1
As indicated by shading in the table, EtherCoupler may detect multiple errors as they occur simultaneously, and then reflect
their status in the Receive Packet Header.
Table 24 identifies possible conditions for incoming
packets and describes the contents of the Receive Packet
Header byte under such conditions. [Also see Table 11,
Control and Status Bits, Packet Buffer Headers.]
Transmit Packet Length
An 11-bit integer indicates the number of bytes in the
packet to be transmitted, excluding Preamble and CRC
fields generated by EtherCoupler.
Receive Packet Status
The receive packet header comprises one byte of packet
status, an unused byte and two bytes (11 bits) for packet
length in bytes. Bits 1 through 4 of the status byte are an
image of the same bits in Receive Status register, DLCR1,
with respect to the packet that follows. Bit 5 is the GOOD
PKT bit, which when set to 1 indicates that no errors were
detected in the packet. Bits 0, 6 and 7 are unused and are
always set to 0.
Receive Packet Length
The third and fourth bytes of the receive packet header
indicate the total number of bytes in the stored packet
data.
BUFFER MEMORY PORT REGISTERS
Buffer Memory Port registers BMPR8 and BMPR9
provide the host with access to buffer memory. While
EtherCoupler is on the network, Register Bank Select bits
RBS1 and RBS0, DLCR7<3:2>, may be set to 1 and 0,
respectively, to facilitate access to buffer memory.
Writing a byte/word to BMPR8 transfers that data to the
currently addressed location in the transmit buffer, and
increments the transmit buffer pointer to point to the next
byte/word. Reading a byte/word from this port transfers
the contents of the currently addressed location in the
receive buffer to the host, and increments the receive
buffer pointer to point to the next byte/word.
BMPR9 is used only in word mode as the high byte of the
word. In word mode, all transfers must be 16-bits wide, as
the Buffer Memory Port register does not support
byte-wide transfers in this mode. As required, other
registers can be accessed word-wide, high-byte-only or
low-byte-only.
Transmit Start Register
Table 25 describes Transmit Start register, BMPR10,
which contains the TX START bit and the TX PKT CNT
bits. Writing a 1 to the TX START bit immediately starts
the Transmitter. Transmit Packet Count is a seven-bit
binary integer written by the host to indicate the number
of packets in the transmit buffer to be transmitted. The
Transmit Start register should be written only when the
transmitter is idle, but can be read at any time. TX START
is always read as a 1.
相關(guān)PDF資料
PDF描述
MB88151APNF-G-500-JNE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-401-JNEFE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-801-JNERE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-400-JNERE1 OTHER CLOCK GENERATOR, PDSO8
MB88151APNF-G-200-JNEFE1 OTHER CLOCK GENERATOR, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86965B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER
MB86965BPF-G-BND 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:EtherCoupler ETHERNET CONTROLLER WITH 10BASE?T TRANSCEIVER
MB86967 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces
MB86967PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces
MB86977 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE