![](http://datasheet.mmic.net.cn/30000/M30280M6-XXXHP_datasheet_2358793/M30280M6-XXXHP_96.png)
M16C/28 Group
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
11. DMAC
Rev.0.60 2004.02.01
page 78 of N
REJ09B0047-0060Z
DMAi control register(i=0,1)
Symbol
Address
After reset
DM0CON
002C16
00000X002
DM1CON
003C16
00000X002
Bit name
Function
Bit symbol
Transfer unit bit select bit
b7
b6
b5
b4
b3
b2
b1
b0
0 : 16 bits
1 : 8 bits
DMBIT
DMASL
DMAS
DMAE
Repeat transfer mode
select bit
0 : Single transfer
1 : Repeat transfer
DMA request bit
0 : DMA not requested
1 : DMA requested
0 : Disabled
1 : Enabled
0 : Fixed
1 : Forward
DMA enable bit
Source address direction
select bit (Note 2)
Destination address
direction select bit (Note 2)
0 : Fixed
1 : Forward
DSD
DAD
Nothing is assigned. When write, set to “0”. When
read, its content is “0”.
Note 1: The DMAS bit can be set to “0” by writing “0” in a program (This bit remains unchanged even if “1” is written).
Note 2: At least one of the DAD and DSD bits must be “0” (address direction fixed).
(Note 1)
DMA1 request cause select register
Symbol
Address
After reset
DM1SL
03BA16
0016
Function
Bit symbol
b7
b6
b5
b4
b3
b2
b1
b0
DMA request cause
select bit
DSEL0
RW
DSEL1
DSEL2
DSEL3
Software DMA
request bit
DSR
DSEL3 to DSEL0
DMS=0(basic cause of request)
DMS=1(extended cause of request)
0 0 0 02
Falling edge of INT1 pin
ICOC base timer
0 0 0 12
Software trigger
–
0 0 1 02
Timer A0
ICOC channel 0
0 0 1 12
Timer A1
ICOC channel 1
0 1 0 02
Timer A2
–
0 1 0 12
Timer A3
SI/O3
0 1 1 02
Timer A4
SI/O4
0 1 1 12
Timer B0
Two edges of INT1
1 0 0 02
Timer B1
–
1 0 0 12
Timer B2
–
1 0 1 02
UART0 transmit
ICOC channel 2
1 0 1 12
UART0 receive
ICOC channel 3
1 1 0 02
UART2 transmit
ICOC channel 4
1 1 0 12
UART2 receive/ACK2
ICOC channel 5
1 1 1 02
A-D conversion
ICOC channel 6
1 1 1 12
UART1 receive
ICOC channel 7
Bit name
DMA request cause
expansion select bit
DMS
RW
(b5-b4)
RW
(b7-b6)
Note: The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the
manner described below.
Nothing is assigned. When write, set to “0”.
When read, its content is “0”.
A DMA request is generated by
setting this bit to “1” when the DMS
bit is “0” (basic cause) and the
DSEL3 to DSEL0 bits are “00012”
(software trigger).
The value of this bit when read is “0” .
0: Basic cause of request
1: Extended cause of request
Refer to note
Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers