M16C/28 Group
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
18. Electrical Characteristics (Normal-version)
These standards are not final and focused only normal-version.
Should be used as a reference.
Rev.0.60 2004.02.01
page 287 of N
REJ09B0047-0060Z
Table 18.4. Flash Memory Version Electrical Characteristics (Note 1)
Note 1: When not otherwise specified, Vcc = 2.7 to5.5V; Topr = 0 to 60 °C.
Note 2: VCC = 5V; TOPR = 25 °C.
Note 3: Definition of E/W cycle: Each block may be written to a variable number of times - up to a maximum of the total
number of distinct word addresses - for every block erase. Performing multiple writes to the same address before
an erase operation is prohibited.
Note 4: Maximum number of E/W cycles for which opration is guaranteed.
Note 5: Topr = 55°C.
Note 6: When not otherwise specified, Vcc = 2.7 to 5.5V; Topr = -20 to 85°C / -40 to 85°C (Option).
Note 7: Table18.5 applies for Block A or B E/W cycles > 1000. Otherwise, use Table 18.4.
Note 8: To reduce the number of E/W cycles, a block erase should ideally be performed after writing as many different
word addresses (only one time each) as possible. It is important to track the total number of block erases.
Note 9: Should erase error occur during block erase, attempt to execute clear status register command, then clock erase
command at least three times until erase error disappears.
Note 10: When Block A or B E/W cycles exceed 100 (Option), select one wait state per block access. When FMR17 is set
to "1", one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion
during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the setting of
Word program time (Vcc=5.0V, Topr=25°C)
Block erase time
75
0.2
600
9
s
Parameter
Standard
Min.
Typ.
(Note 2)
Max
Unit
Symbol
–
0.4
9
s
0.7
9s
1.2
9s
2Kbyte block
8Kbyte block
16Kbyte block
32Kbyte block
–
Erase/Write cycle (Note 3)
100(Note 4)
cycle
td(SR-ES)
–
Time delay from Suspend Request until Erase Suspend
Data retention time (Note 5)
ms
year
20
Word program time (Vcc=5.0V, Topr=25°C)
Block erase time(Vcc=5.0V, Topr=25°C)
100
s
Parameter
Standard
Min.
Typ.
(Note 2)
Max
Unit
Symbol
–
0.3
9
s
(2Kbyte block)
–
Erase/Write cycle (Note 3, 8, 9)
10000(Note 4,10)
cycle
td(SR-ES)
Time delay from Suspend Request until Erase Suspend
ms
20
Table 18.5. Flash Memory Version Electrical Characteristics (Note 6) 10000 E/W cycle products (Option)
[blockA and block B(Note 7)]
Erase suspend
request
(interrupt request)
FMR46
td(SR-ES)