![](http://datasheet.mmic.net.cn/30000/M30280M6-XXXHP_datasheet_2358793/M30280M6-XXXHP_347.png)
M16C/28 Group
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
19. Flash Memory Version
Rev.0.60 2004.02.01
page 329 of N
REJ09B0047-0060Z
The M16C/28 (flash memory version) contains the flash memory that can be rewritten with a single voltage.
For this flash memory, three flash memory modes area available in which to read, program, and erase:
parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a program-
mer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit
(CPU). Each mode is detailed in the follwing sections.
The flash memory is divided into several blocks as shown in Figures 19.2.1 to 19.2.3, so that memory can
be erased one block at time.
In addition to the user ROM area to store a microcomputer operation control program, the flash memory
has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial
I/O mode. This boot ROM area has a standard serial I/O mode control program stored in it when shipped
from the factory, which can be rewritten with a rewrite control program, to suit the user's application system.
When the CPU is shifted to the stop or wait modes, power to the internal flash memory is automatically shut
off. It is reconnected automatically when CPU operation is restored.
00FFFF16
Block B :2K bytes (Note 2)
00F00016
4K bytes (Note 4)
0FF00016
0FFFFF16
Boot ROM area
0FE00016
0FC00016
0FDFFF16
0F800016
Block 2 : 16K bytes
0FBFFF16
0F7FFF16
0F000016
0FFFFF16
User ROM area
Block A :2K bytes (Note 2)
Block 2 : 16K bytes (Note 5)
Block 3 : 32K bytes (Note 5)
Block 1 : 8K bytes (Note 3)
Block 0 : 8K bytes (Note 3)
00F7FF16
00F80016
Note 1: To specify a block, use the maximum even address in the block.
Note 2: Blocks A and B are enabled for use when the PM10 bit in the
PM1 register is set to "1".
Note 3: Blocks 0 and 1 are enabled for programs and erasure when the
FMR02 bit in the FMR0 register is set to "1" and the FMR16 bit in
the FMR1 register is set to "1". (CPU rewrite mode only)
Note 4: The Boot ROM area is reserved. Do not access.
Note 5: Blocks 2 and 3 are enabled for programs and erasure when the
FMR16 bit in the FMR1 register is set to "1". (CPU rewrite mode
only)
Figure 19.2.2. Flash Memory Block Diagram (ROM capacity 64K byte)